default search action
Melvin A. Breuer
Person information
- affiliation: University of Southern California, Los Angeles, USA
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2010 – 2019
- 2016
- [j72]Yang Zhang, Leandro S. Heck, Matheus T. Moreira, David Zar, Melvin A. Breuer, Ney Laert Vilar Calazans, Peter A. Beerel:
Testable MUTEX Design. IEEE Trans. Circuits Syst. I Regul. Pap. 63-I(8): 1188-1199 (2016) - 2015
- [c117]Dylan Hand, Matheus Trevisan Moreira, Hsin-Ho Huang, Danlei Chen, Frederico Butzke, Zhichao Li, Matheus Gibiluka, Melvin A. Breuer, Ney Laert Vilar Calazans, Peter A. Beerel:
Blade - A Timing Violation Resilient Asynchronous Template. ASYNC 2015: 21-28 - [c116]Dylan Hand, Hsin-Ho Huang, Benmao Cheng, Yang Zhang, Matheus Trevisan Moreira, Melvin A. Breuer, Ney Laert Vilar Calazans, Peter A. Beerel:
Performance Optimization and Analysis of Blade Designs under Delay Variability. ASYNC 2015: 61-68 - [c115]Yang Zhang, Leandro S. Heck, Matheus T. Moreira, David Zar, Melvin A. Breuer, Ney Laert Vilar Calazans, Peter A. Beerel:
Design and Analysis of Testable Mutual Exclusion Elements. ASYNC 2015: 124-131 - [c114]Shuo Wang, Yue Gao, Melvin A. Breuer:
GlYFF: A framework for global yield and floorplan aware design optimization. ISQED 2015: 70-76 - 2013
- [c113]Yue Gao, Sandeep K. Gupta, Melvin A. Breuer:
Using explicit output comparisons for fault tolerant scheduling (FTS) on modern high-performance processors. DATE 2013: 927-932 - [c112]Yue Gao, Melvin A. Breuer, Yanzhi Wang:
A new paradigm for trading off yield, area and performance to enhance performance per wafer. DATE 2013: 1753-1758 - [c111]Yue Gao, Yang Zhang, Da Cheng, Melvin A. Breuer:
Trading off area, yield and performance via hybrid redundancy in multi-core architectures. VTS 2013: 1-6 - 2012
- [j71]Kuen-Jong Lee, Tong-Yu Hsieh, Melvin A. Breuer:
Efficient Overdetection Elimination of Acceptable Faults for Yield Improvement. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(5): 754-764 (2012) - [j70]Zhaoliang Pan, Melvin A. Breuer:
Error Rate Estimation for Defective Circuits via Ones Counting. ACM Trans. Design Autom. Electr. Syst. 17(1): 8:1-8:14 (2012) - [c110]Mohammad Mirza-Aghatabar, Melvin A. Breuer, Sandeep K. Gupta, Shahin Nazarian:
Theory of redundancy for logic circuits to maximize yield/area. ISQED 2012: 663-671 - [c109]Mohammad Mirza-Aghatabar, Melvin A. Breuer, Sandeep K. Gupta:
A design flow to maximize yield/area of physical devices via redundancy. ITC 2012: 1-10 - 2011
- [j69]Tong-Yu Hsieh, Kuen-Jong Lee, Melvin A. Breuer:
An Error-Tolerance-Based Test Methodology to Support Product Grading for Yield Enhancement. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(6): 930-934 (2011) - 2010
- [c108]Mohammad Mirza-Aghatabar, Melvin A. Breuer, Sandeep K. Gupta:
HYPER: A Heuristic for Yield/Area imProvEment Using Redundancy in SoC. Asian Test Symposium 2010: 249-254 - [c107]Melvin A. Breuer:
Hardware that produces bounded rather than exact results. DAC 2010: 871-876 - [c106]Mohammad Mirza-Aghatabar, Melvin A. Breuer, Sandeep K. Gupta:
Algorithms to maximize yield and enhance yield/area of pipeline circuitry by insertion of switches and redundant modules. DATE 2010: 1249-1254
2000 – 2009
- 2009
- [c105]Mohammad Mirza-Aghatabar, Melvin A. Breuer, Sandeep K. Gupta:
SIRUP: Switch Insertion in RedUndant Pipeline Structures for Yield and Yield/Area Improvement. Asian Test Symposium 2009: 193-199 - [c104]Tong-Yu Hsieh, Melvin A. Breuer, Murali Annavaram, Sandeep K. Gupta, Kuen-Jong Lee:
Tolerance of performance degrading faults for effective yield improvement. ITC 2009: 1-10 - 2008
- [j68]Melvin A. Breuer, Haiyang (Henry) Zhu:
An Illustrated Methodology for Analysis of Error Tolerance. IEEE Des. Test Comput. 25(2): 168-177 (2008) - [j67]Melvin A. Breuer:
Clarifying the record on testability cost functions. IEEE Des. Test Comput. 25(6): 608-609 (2008) - [j66]Tong-Yu Hsieh, Kuen-Jong Lee, Melvin A. Breuer:
An Error Rate Based Test Methodology to Support Error-Tolerance. IEEE Trans. Reliab. 57(1): 204-214 (2008) - [c103]Arani Sinha, Sandeep K. Gupta, Melvin A. Breuer:
A Multi-valued Algebra for Capacitance Induced Crosstalk Delay Faults. ATS 2008: 89-96 - [c102]Zhaoliang Pan, Melvin A. Breuer:
Basing Acceptable Error-Tolerant Performance on Significance-Based Error-rate (SBER). VTS 2008: 59-66 - 2007
- [j65]Zhaoliang Pan, Melvin A. Breuer:
Estimating Error Rate in Defective Logic Using Signature Analysis. IEEE Trans. Computers 56(5): 650-661 (2007) - [c101]Shahdad Irajpour, Sandeep K. Gupta, Melvin A. Breuer:
Improving Timing-Independent Testing of Crosstalk Using Realistic Assumptions on Delay Faults. ATS 2007: 57-64 - [c100]Tong-Yu Hsieh, Kuen-Jong Lee, Melvin A. Breuer:
Reduction of detected acceptable faults for yield improvement via error-tolerance. DATE 2007: 1599-1604 - 2006
- [c99]Lei Wang, Sandeep K. Gupta, Melvin A. Breuer:
Diagnosis of delay faults due to resistive bridges, delay variations and defects. ATS 2006: 215-224 - [c98]Shahdad Irajpour, Sandeep K. Gupta, Melvin A. Breuer:
Test Generation for Weak Resistive Bridges. ATS 2006: 265-272 - [c97]Shahin Nazarian, Massoud Pedram, Sandeep K. Gupta, Melvin A. Breuer:
STAX: statistical crosstalk target set compaction. DATE Designers' Forum 2006: 172-177 - [c96]Melvin A. Breuer, Haiyang (Henry) Zhu:
Error-Tolerance and Multi-Media. IIH-MSP 2006: 521-524 - [c95]Tong-Yu Hsieh, Kuen-Jong Lee, Melvin A. Breuer:
An Error-Oriented Test Methodology to Improve Yield with Error-Tolerance. VTS 2006: 130-135 - 2005
- [c94]Melvin A. Breuer:
Multi-media Applications and Imprecise Computation. DSD 2005: 2-7 - [c93]Melvin A. Breuer:
Let's Think Analog. ISVLSI 2005: 2-5 - [c92]Shahdad Irajpour, Sandeep K. Gupta, Melvin A. Breuer:
Multiple tests for each gate delay fault: higher coverage and lower test application cost. ITC 2005: 9 - [c91]Kuen-Jong Lee, Tong-Yu Hsieh, Melvin A. Breuer:
A novel test methodology based on error-rate to support error-tolerance. ITC 2005: 9 - 2004
- [j64]Melvin A. Breuer, Sandeep K. Gupta, T. M. Mak:
Defect and Error Tolerance in the Presence of Massive Numbers of Defects. IEEE Des. Test Comput. 21(3): 216-227 (2004) - [c90]Melvin A. Breuer, Sandeep K. Gupta, Shahin Nazarian:
Efficient Identification of Crosstalk Induced Slowdown Targets. Asian Test Symposium 2004: 124-131 - [c89]Melvin A. Breuer:
Intelligible Test Techniques to Support Error-Tolerance. Asian Test Symposium 2004: 386-393 - [c88]Lei Wang, Sandeep K. Gupta, Melvin A. Breuer:
Modeling and Simulation for Crosstalk Aggravated by Weak-Bridge Defects between On-Chip Interconnects. Asian Test Symposium 2004: 440-447 - [c87]Melvin A. Breuer:
Determining error rate in error tolerant VLSI chips. DELTA 2004: 321-326 - [c86]Shahdad Irajpour, Sandeep K. Gupta, Melvin A. Breuer:
Timing-Independent Testing of Crosstalk in the Presence of Delay Producing Defects Using Surrogate Fault Models. ITC 2004: 1024-1033 - 2003
- [c85]Arani Sinha, Sandeep K. Gupta, Melvin A. Breuer:
An Enhanced Test Generator for Capacitance Induced Crosstalk Delay Faults. Asian Test Symposium 2003: 174-177 - [c84]Yi-Shing Chang, Sandeep K. Gupta, Melvin A. Breuer:
Test Generation for Maximizing Ground Bounce Considering Circuit Delay. VTS 2003: 151-157 - [c83]Shahdad Irajpour, Shahin Nazarian, Lei Wang, Sandeep K. Gupta, Melvin A. Breuer:
Analyzing Crosstalk in the Presence of Weak Bridge Defects. VTS 2003: 385-392 - 2002
- [j63]Wei-Yu Chen, Sandeep K. Gupta, Melvin A. Breuer:
Test Generation for Crosstalk-Induced Faults: Framework and Computational Results. J. Electron. Test. 18(1): 17-28 (2002) - [j62]Liang-Chi Chen, Sandeep K. Gupta, Melvin A. Breuer:
TA-PSV - Timing Analysis for Partially Specified Vectors. J. Electron. Test. 18(1): 73-88 (2002) - [j61]Wei-Yu Chen, Sandeep K. Gupta, Melvin A. Breuer:
Analytical models for crosstalk excitation and propagation in VLSI circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 21(10): 1117-1131 (2002) - [c82]I-De Huang, Sandeep K. Gupta, Melvin A. Breuer:
Accurate and Efficient Static Timing Analysis with Crosstalk. ICCD 2002: 265-272 - [c81]Shahin Nazarian, Hang Huang, Suriyaprakash Natarajan, Sandeep K. Gupta, Melvin A. Breuer:
XIDEN: Crosstalk Target Identification Framework. ITC 2002: 365-374 - 2001
- [j60]Ishwar Parulkar, Sandeep K. Gupta, Melvin A. Breuer:
Introducing redundant computations in RTL data paths for reducing BIST resources. ACM Trans. Design Autom. Electr. Syst. 6(3): 423-445 (2001) - [c80]Liang-Chi Chen, Sandeep K. Gupta, Melvin A. Breuer:
A New Gate Delay Model for Simultaneous Switching and Its Applications. DAC 2001: 289-294 - [c79]Suriyaprakash Natarajan, Sandeep K. Gupta, Melvin A. Breuer:
Switch-level delay test of domino logic circuits. ITC 2001: 367-376 - [c78]Liang-Chi Chen, T. M. Mak, Sandeep K. Gupta, Melvin A. Breuer:
Crosstalk test generation on pseudo industrial circuits: a case study. ITC 2001: 548-557 - [c77]Yi-Shing Chang, Sandeep K. Gupta, Melvin A. Breuer:
Test Generation for Maximizing Ground Bounce for Internal Circuitry with Reconvergent Fan-out. VTS 2001: 358-367 - 2000
- [j59]Rajagopalan Srinivasan, Sandeep K. Gupta, Melvin A. Breuer:
Novel Test Pattern Generators for Pseudoexhaustive Testing. IEEE Trans. Computers 49(11): 1228-1240 (2000) - [j58]Melvin A. Breuer, Majid Sarrafzadeh, Fabio Somenzi:
Fundamental CAD algorithms. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 19(12): 1449-1475 (2000) - [c76]Melvin A. Breuer, Kwang-Ting Cheng:
Challenges for the Academic Test Community. Asian Test Symposium 2000: 4 - [c75]Liang-Chi Chen, Sandeep K. Gupta, Melvin A. Breuer:
A new framework for static timing analysis, incremental timing refinement, and timing simulation. Asian Test Symposium 2000: 102-107 - [c74]Wei-Yu Chen, Sandeep K. Gupta, Melvin A. Breuer:
Test generation for crosstalk-induced faults: framework and computational result. Asian Test Symposium 2000: 305-310 - [c73]Melvin A. Breuer, Sandeep K. Gupta:
New Validation and Test Problems for High Performance Deep Submicron VLSI Circuits. VLSI Design 2000: 8 - [c72]Melvin A. Breuer:
High End and Low End Applications for Defective Chips: Enhanced Availability and Acceptability. VTS 2000: 473-474
1990 – 1999
- 1999
- [c71]Arani Sinha, Sandeep K. Gupta, Melvin A. Breuer:
Validation and test generation for oscillatory noise in VLSI interconnects. ICCAD 1999: 289-296 - [c70]Suriyaprakash Natarajan, Sandeep K. Gupta, Melvin A. Breuer:
Switch-level delay test. ITC 1999: 171-180 - [c69]Wei-Yu Chen, Sandeep K. Gupta, Melvin A. Breuer:
Test generation for crosstalk-induced delay in integrated circuits. ITC 1999: 191-200 - [c68]Yi-Shing Chang, Sandeep K. Gupta, Melvin A. Breuer:
Test Generation for Ground Bounce in Internal Logic Circuitry. VTS 1999: 95-105 - 1998
- [j57]Ishwar Parulkar, Sandeep K. Gupta, Melvin A. Breuer:
Allocation Techniques for Reducing BIST Area Overhead of Data Paths. J. Electron. Test. 13(2): 149-166 (1998) - [j56]Ishwar Parulkar, Sandeep K. Gupta, Melvin A. Breuer:
Estimation of BIST Resources During High-Level Synthesis. J. Electron. Test. 13(3): 221-237 (1998) - [j55]Debaditya Mukherjee, Melvin A. Breuer:
An IEEE 1149.1 Compliant Test Control Architecture. J. Electron. Test. 13(3): 273-297 (1998) - [j54]Rajagopalan Srinivasan, Sandeep K. Gupta, Melvin A. Breuer:
Bounds on pseudoexhaustive test lengths. IEEE Trans. Very Large Scale Integr. Syst. 6(3): 420-431 (1998) - [c67]Ishwar Parulkar, Sandeep K. Gupta, Melvin A. Breuer:
Introducing Redundant Computations in a Behavior for Reducing BIST Resources. DAC 1998: 548-553 - [c66]Ishwar Parulkar, Sandeep K. Gupta, Melvin A. Breuer:
Scheduling and Module Assignment for Reducing Bist Resources. DATE 1998: 66-73 - [c65]Suriyaprakash Natarajan, Melvin A. Breuer, Sandeep K. Gupta:
Process Variations and their Impact on Circuit Operation. DFT 1998: 73- - [c64]Weiyu Chen, Sandeep K. Gupta, Melvin A. Breuer:
Test generation in VLSI circuits for crosstalk noise. ITC 1998: 641-650 - 1997
- [c63]Weiyu Chen, Melvin A. Breuer, Sandeep K. Gupta:
Analytic Models for Crosstalk Delay and Pulse Analysis Under Non-Ideal Inputs. ITC 1997: 809-818 - [c62]Liang-Chi Chen, Sandeep K. Gupta, Melvin A. Breuer:
High Quality Robust Tests for Path Delay Faults. VTS 1997: 88-93 - [c61]Yi-Shing Chang, Sandeep K. Gupta, Melvin A. Breuer:
Analysis of Ground Bounce in Deep Sub-Micron Circuits. VTS 1997: 110-116 - [c60]Melvin A. Breuer, Bozena Kaminska, John E. McDermid, V. Rayapathi, Donald L. Wheater:
Will 0.1um Digital Circuits Require Mixed-Signal Testing. VTS 1997: 186-187 - 1996
- [c59]Ishwar Parulkar, Sandeep K. Gupta, Melvin A. Breuer:
Lower Bounds on Test Resources for Scheduled Data Flow Graphs. DAC 1996: 143-148 - [c58]Melvin A. Breuer, Sandeep K. Gupta:
Process-Aggravated Noise (PAN): New Validation and Test Problems. ITC 1996: 914-923 - 1995
- [j53]Rajesh Gupta, Melvin A. Breuer:
Partial scan design of register-transfer level circuits. J. Electron. Test. 7(1-2): 25-46 (1995) - [j52]Mody Lempel, Sandeep K. Gupta, Melvin A. Breuer:
Test embedding with discrete logarithms. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 14(5): 554-566 (1995) - [j51]Sridhar Narayanan, Melvin A. Breuer:
Reconfiguration techniques for a single scan chain. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 14(6): 750-765 (1995) - [j50]Kuen-Jong Lee, Chih-Nan Wang, Rajiv Gupta, Melvin A. Breuer:
An integrated system for assigning signal flow directions to CMOS transistors. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 14(12): 1445-1458 (1995) - [c57]Ishwar Parulkar, Sandeep K. Gupta, Melvin A. Breuer:
Data Path Allocation for Synthesizing RTL Designs with Low BIST Area Overhead. DAC 1995: 395-401 - [c56]Sridhar Narayanan, Melvin A. Breuer:
Asynchronous multiple scan chain. VTS 1995: 270-276 - 1994
- [j49]Kuen-Jong Lee, Charles Njinda, Melvin A. Breuer:
SWiTEST: a switch level test generation system for CMOS combinational circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 13(5): 625-637 (1994) - [c55]Ishwar Parulkar, Melvin A. Breuer, Charles Njinda:
Extraction of a High-level structural Representation from Circuit Descriptions with Applications to DFT/BIST. DAC 1994: 345-356 - [c54]Sen-Pin Lin, Sandeep K. Gupta, Melvin A. Breuer:
A Low Cost BIST Methodology and Associated Novel Test Pattern Generator. EDAC-ETC-EUROASIC 1994: 106-112 - [c53]Debaditya Mukherjee, Massoud Pedram, Melvin A. Breuer:
Control Strategies for Chip-Based DFT/BIST Hardware. ITC 1994: 893-902 - [c52]Mody Lempel, Sandeep K. Gupta, Melvin A. Breuer:
Test embedding with discrete logarithms. VTS 1994: 74-80 - 1993
- [j48]Sen-Pin Lin, Charles Njinda, Melvin A. Breuer:
Generating a family of testable designs using the BILBO methodology. J. Electron. Test. 4(1): 71-89 (1993) - [j47]Jung-Cheun Lien, Melvin A. Breuer:
Test program synthesis for modules and chips having boundary scan. J. Electron. Test. 4(2): 159-180 (1993) - [j46]Sridhar Narayanan, Rajesh Gupta, Melvin A. Breuer:
Optimal Configuring of Multiple Scan Chains. IEEE Trans. Computers 42(9): 1121-1131 (1993) - [c51]Rajagopalan Srinivasan, Sandeep K. Gupta, Melvin A. Breuer:
An Efficient Partitioning Strategy for Pseudo-Exhaustive Testing. DAC 1993: 242-248 - [c50]Sridhar Narayanan, Melvin A. Breuer:
Reconfigurable scan chains: a novel approach to reduce test application time. ICCAD 1993: 710-715 - [c49]Debaditya Mukherjee, Massoud Pedram, Melvin A. Breuer:
Merging multiple FSM controllers for DFT/BIST hardware. ICCAD 1993: 720-725 - [c48]Rajagopalan Srinivasan, Sandeep K. Gupta, Melvin A. Breuer:
Novel Test Pattern Generators for Pseudo-Exhaustive Testing. ITC 1993: 1041-1050 - 1992
- [j45]Kuen-Jong Lee, Melvin A. Breuer:
Design and test rules for CMOS circuits to facilitate IDDQ testing of bridging faults. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 11(5): 659-670 (1992) - [c47]Kuen-Jong Lee, Charles Njinda, Melvin A. Breuer:
SWiTEST: A Switch Level Test Generation System for CMOS Combinational Circuits. DAC 1992: 26-29 - [c46]Sridhar Narayanan, Charles Njinda, Rajesh Gupta, Melvin A. Breuer:
SIESTA: a multi-facet scan design system. EURO-DAC 1992: 246-251 - [c45]Debaditya Mukherjee, Massoud Pedram, Melvin A. Breuer:
Minimal area merger of finite state machine controllers. EURO-DAC 1992: 278-283 - [c44]Sridhar Narayanan, Rajesh Gupta, Melvin A. Breuer:
Configuring multiple scan chains for minimum test time. ICCAD 1992: 4-8 - [c43]Sridhar Narayanan, Charles Njinda, Melvin A. Breuer:
Optimal Sequencing of Scan Registers. ITC 1992: 293-302 - [c42]Rajesh Gupta, Melvin A. Breuer:
Testability properties of acyclic structures and applications to partial scan design. VTS 1992: 49-54 - 1991
- [j44]Rajiv Gupta, Rajagopalan Srinivasan, Melvin A. Breuer:
Reorganizing Circuits to Aid Testability. IEEE Des. Test Comput. 8(3): 49-57 (1991) - [j43]Asad A. Ismaeel, Melvin A. Breuer:
The probability of error detection in sequential circuits using random test vectors. J. Electron. Test. 1(4): 245-256 (1991) - [j42]Jung-Cheun Lien, Melvin A. Breuer:
An optimal scheduling algorithm for testing interconnect using boundary scan. J. Electron. Test. 2(1): 117-130 (1991) - [c41]Debaditya Mukherjee, Charles Njinda, Melvin A. Breuer:
Synthesis of Optimal 1-Hot Coded On-Chip Controllers for BIST Hardware. ICCAD 1991: 236-239 - [c40]Rajesh Gupta, Melvin A. Breuer:
Ordering Storage Elements in a Single Scan Chain. ICCAD 1991: 408-411 - [c39]Sen-Pin Lin, Charles Njinda, Melvin A. Breuer:
A Systematic Approach for Designing Testable VLSI Circuits. ICCAD 1991: 496-499 - [c38]Jung-Cheun Lien, Melvin A. Breuer:
Maximal Diagnosis for Wiring Networks. ITC 1991: 96-105 - [c37]Rajagopalan Srinivasan, Charles Njinda, Melvin A. Breuer:
A partitioning method for achieving maximal test concurrency in pseudo-exhaustive testing. VTS 1991: 34-39 - [c36]Kuen-Jong Lee, Melvin A. Breuer:
Constraints for using IDDQ testing to detect CMOS bridging faults. VTS 1991: 303-308 - 1990
- [b1]Miron Abramovici, Melvin A. Breuer, Arthur D. Friedman:
Digital systems testing and testable design. Computer Science Press 1990, ISBN 978-0-7167-8179-0, pp. I-XXI, 1-653 - [j41]Amitava Majumdar, Cauligi S. Raghavendra, Melvin A. Breuer:
Fault Tolerance in Linear Systolic Arrays Using Time Redundancy. IEEE Trans. Computers 39(2): 269-276 (1990) - [j40]Rajesh Gupta, Rajiv Gupta, Melvin A. Breuer:
The BALLAST Methodology for Structured Partial Scan Design. IEEE Trans. Computers 39(4): 538-544 (1990) - [c35]Kuen-Jong Lee, Rajiv Gupta, Melvin A. Breuer:
A New Method for Assigning Signal Flow Directions to MOS Transistors. ICCAD 1990: 492-495 - [c34]