Google
Google Scholar
Semantic Scholar
MS Academic
CiteSeerX
ORCIDHeinrich Meyr
Person information
- affiliation: RWTH Aachen University, Germany
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2020
[c139]Peng Huang, Heinrich Meyr, Meik Dörpinghaus, Gerhard P. Fettweis:
Observability Analysis of Flight State Estimation for UAVs and Experimental Validation. ICRA 2020: 4659-4665
2010 – 2019
- 2018
- [i9]Meik Dörpinghaus, Izaak Neri, Édgar Roldán, Heinrich Meyr, Frank Jülicher:
Testing Optimality of Sequential Decision-Making. CoRR abs/1801.01574 (2018) - 2017
- [j72]Dan Zhang
, Heinrich Meyr:
On the Performance Gap Between ML and Iterative Decoding of Finite-Length Turbo-Coded BICM in MIMO Systems. IEEE Trans. Commun. 65(8): 3201-3213 (2017) - [c138]Meik Dorpinghaus, Édgar Roldán, Izaak Neri, Heinrich Meyr, Frank Jülicher:
An information theoretic analysis of sequential decision-making. ISIT 2017: 3050-3054 - 2015
- [c137]I-Wei Lai, Chia-Han Lee, Gerd Ascheid, Heinrich Meyr, Tzi-Dar Chiueh:
Channel-aware local search (CA-LS) for iterative MIMO detection. PIMRC 2015: 731-736 - [i8]Meik Dörpinghaus, Édgar Roldán, Izaak Neri, Heinrich Meyr, Frank Jülicher:
An Information Theoretic Analysis of Sequential Decision-Making. CoRR abs/1510.08952 (2015) - 2014
- [j71]Meik Dörpinghaus, Günther Koliander, Giuseppe Durisi, Erwin Riegler, Heinrich Meyr:
Oversampling Increases the Pre-Log of Noncoherent Rayleigh Fading Channels. IEEE Trans. Inf. Theory 60(9): 5673-5681 (2014) - [i7]Meik Dörpinghaus, Günther Koliander, Giuseppe Durisi, Erwin Riegler, Heinrich Meyr:
Oversampling Increases the Pre-Log of Noncoherent Fading Channels. CoRR abs/1405.0370 (2014) - 2013
- [j70]Meik Dorpinghaus, Heinrich Meyr, Rudolf Mathar:
On the Achievable Rate of Stationary Rayleigh Flat-Fading Channels With Gaussian Inputs. IEEE Trans. Inf. Theory 59(4): 2208-2220 (2013) - 2012
- [j69]I-Wei Lai, Chien-Yi Wang, Tzi-Dar Chiueh, Gerd Ascheid, Heinrich Meyr:
Asymptotic Coded BER Analysis for MIMO BICM-ID with Quantized Extrinsic LLR. IEEE Trans. Commun. 60(10): 2820-2828 (2012) - [j68]Meik Dorpinghaus, Adrian Ispas, Heinrich Meyr:
On the Gain of Joint Processing of Pilot and Data Symbols in Stationary Rayleigh Fading Channels. IEEE Trans. Inf. Theory 58(5): 2963-2982 (2012) - [c136]Filippo Borlenghi, Ernst Martin Witte, Gerd Ascheid, Heinrich Meyr, Andreas Burg:
A 2.78 mm2 65 nm CMOS gigabit MIMO iterative detection and decoding receiver. ESSCIRC 2012: 65-68 - [c135]Dan Zhang, Gaojian Wang, Gerd Ascheid, Heinrich Meyr:
Searching for optimal scheduling of MIMO doubly iterative receivers: An ant colony optimization-based method. GLOBECOM 2012: 4658-4664 - [c134]Filippo Borlenghi, Dominik Auras, Ernst Martin Witte, Torsten Kempf, Gerd Ascheid, Rainer Leupers, Heinrich Meyr:
An FPGA-accelerated testbed for hardware component development in MIMO wireless communication systems. ICSAMOS 2012: 278-285 - 2011
- [j67]Hanno Scharwächter, David Kammler, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
A retargetable framework for compiler/architecture co-development. Des. Autom. Embed. Syst. 15(3-4): 311-342 (2011) - [j66]Frank Kienle, Norbert Wehn, Heinrich Meyr:
On Complexity, Energy- and Implementation-Efficiency of Channel Decoders. IEEE Trans. Commun. 59(12): 3301-3310 (2011) - [j65]I-Wei Lai, Gerd Ascheid, Heinrich Meyr, Tzi-Dar Chiueh:
Efficient Channel-Adaptive MIMO Detection Using Just-Acceptable Error Rate. IEEE Trans. Wirel. Commun. 10(1): 73-83 (2011) - [c133]Filippo Borlenghi, Ernst Martin Witte, Gerd Ascheid, Heinrich Meyr, Andreas Peter Burg:
A 772Mbit/s 8.81bit/nJ 90nm CMOS soft-input soft-output sphere decoder. A-SSCC 2011: 297-300 - [c132]I-Wei Lai, Gerd Ascheid, Heinrich Meyr, Tzi-Dar Chiueh:
Asymptotic BER Analysis for MIMO-BICM with MMSE Detection and Channel Estimation. ICC 2011: 1-5 - [c131]Meik Dorpinghaus, Adrian Ispas, Heinrich Meyr:
Achievable rate with receivers using iterative channel estimation in stationary fading channels. ISWCS 2011: 517-521 - [i6]Meik Dörpinghaus, Adrian Ispas, Heinrich Meyr:
On the Gain of Joint Processing of Pilot and Data Symbols in Stationary Rayleigh Fading Channels. CoRR abs/1102.3852 (2011) - [i5]Meik Dörpinghaus, Heinrich Meyr:
On the Achievable Rate of Stationary Rayleigh Flat-Fading Channels with Gaussian Inputs. CoRR abs/1103.0326 (2011) - 2010
- [j64]David Kammler, Ernst Martin Witte, Anupam Chattopadhyay, Bastian Bauwens, Gerd Ascheid, Rainer Leupers, Heinrich Meyr:
Automatic Generation of Memory Interfaces for ASIPs. Int. J. Embed. Real Time Commun. Syst. 1(3): 1-23 (2010) - [j63]Torsten Kempf, Stefan Wallentowitz, Gerd Ascheid, Rainer Leupers, Heinrich Meyr:
Analytical and Simulation-based Design Space Exploration of Software Defined Radios. Int. J. Parallel Program. 38(3-4): 303-321 (2010) - [j62]Ernst Martin Witte, Filippo Borlenghi, Gerd Ascheid, Rainer Leupers, Heinrich Meyr:
A Scalable VLSI Architecture for Soft-Input Soft-Output Single Tree-Search Sphere Decoding. IEEE Trans. Circuits Syst. II Express Briefs 57-II(9): 706-710 (2010) - [j61]Lars Schmitt, Heinrich Meyr, Dan Zhang:
Systematic Design of Iterative ML Receivers for Flat Fading Channels. IEEE Trans. Commun. 58(7): 1897-1901 (2010) - [j60]Lars Schmitt, Heinrich Meyr:
A Systematic Framework for Iterative Maximum Likelihood Receiver Design. IEEE Trans. Commun. 58(7): 2035-2045 (2010) - [c130]Dan Zhang, Konstantinos Nikitopoulos, I-Wei Lai, Gerd Ascheid, Heinrich Meyr:
Iterative channel estimation control for MIMO-OFDM Systems. CISS 2010: 1-6 - [c129]Jerónimo Castrillón, Ricardo Velasquez, Anastasia Stulova, Weihua Sheng, Jianjiang Ceng, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
Trace-based KPN composability analysis for mapping simultaneous applications to MPSoC platforms. DATE 2010: 753-758 - [c128]Chien-Yi Wang, I-Wei Lai, Tzi-Dar Chiueh, Gerd Ascheid, Heinrich Meyr:
BER analysis for MIMO BICM-ID assuming finite precision of extrinsic LLR. ISITA 2010: 129-134 - [c127]Meik Dorpinghaus, Heinrich Meyr, Gerd Ascheid:
The achievable rate of stationary rayleigh flat-fading channels with IID input symbols. ISITA 2010: 812-817 - [c126]Cristina Silvano, William Fornaciari, Stefano Crespi-Reghizzi, Giovanni Agosta, Gianluca Palermo, Vittorio Zaccaria, Patrick Bellasi, Fabrizio Castro, Simone Corbetta, Andrea Di Biagio, Ettore Speziale, Michele Tartara, Diego Melpignano, J. M. Zins, David Siorpaes, Heiko Hübert, Benno Stabernack, Jens Brandenburg, Martin Palkovic, Praveen Raghavan, Chantal Ykman-Couvreur, Alexandros Bartzas, Sotirios Xydis, Dimitrios Soudris, Torsten Kempf, Gerd Ascheid, Rainer Leupers, Heinrich Meyr, Junaid Ansari, Petri Mähönen, Bart Vanthournout:
2PARMA: Parallel Paradigms and Run-time Management Techniques for Many-Core Architectures. ISVLSI (Selected papers) 2010: 65-79 - [c125]Cristina Silvano, William Fornaciari, Stefano Crespi-Reghizzi, Giovanni Agosta, Gianluca Palermo, Vittorio Zaccaria, Patrick Bellasi, Fabrizio Castro, Simone Corbetta, Andrea Di Biagio, Ettore Speziale, Michele Tartara, David Siorpaes, Heiko Hübert, Benno Stabernack, Jens Brandenburg, Martin Palkovic, Praveen Raghavan, Chantal Ykman-Couvreur, Alexandros Bartzas, Sotirios Xydis, Dimitrios Soudris, Torsten Kempf, Gerd Ascheid, Rainer Leupers, Heinrich Meyr, Junaid Ansari, Petri Mähönen, Bart Vanthournout:
2PARMA: Parallel Paradigms and Run-Time Management Techniques for Many-Core Architectures. ISVLSI 2010: 494-499 - [i4]Frank Kienle, Norbert Wehn, Heinrich Meyr:
On Complexity, Energy- and Implementation-Efficiency of Channel Decoders. CoRR abs/1003.3792 (2010)
2000 – 2009
- 2009
- [j59]Anupam Chattopadhyay, Arnab Sinha, Diandian Zhang, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
Integrated verification approach during ADL-driven processor design. Microelectron. J. 40(7): 1111-1123 (2009) - [j58]Manuel Hohenauer, Felix Engel, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
A SIMD optimization framework for retargetable compilers. ACM Trans. Archit. Code Optim. 6(1): 2:1-2:27 (2009) - [c124]Jianjiang Ceng, Weihua Sheng, Jerónimo Castrillón, Anastasia Stulova, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
A high-level virtual platform for early MPSoC software development. CODES+ISSS 2009: 11-20 - [c123]Lei Gao, Jia Huang, Jianjiang Ceng, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
TotalProf: a fast and accurate retargetable source code profiler. CODES+ISSS 2009: 305-314 - [c122]I-Wei Lai, Chun-Hao Liao, Ernst Martin Witte, David Kammler, Filippo Borlenghi, Konstantinos Nikitopoulos, Venkatesh Ramakrishnan, Dan Zhang, Tzi-Dar Chiueh, Gerd Ascheid, Heinrich Meyr:
Searching in the Delta Lattice: An Efficient MIMO Detection for Iterative Receivers. GLOBECOM 2009: 1-6 - [c121]David Kammler, Bastian Bauwens, Ernst Martin Witte, Gerd Ascheid, Rainer Leupers, Heinrich Meyr, Anupam Chattopadhyay:
Automatic generation of memory interfaces. SoC 2009: 77-82 - [c120]Venkatesh Ramakrishnan, Joschka zur Jacobsmuehlen, I-Wei Lai, Torsten Kempf, Marc Adrat, Gerd Ascheid, Markus Antweiler, Heinrich Meyr:
Efficient implementations from libraries: Analyzing the influence of configuration parameters on key performance properties. PIMRC 2009: 873-877 - [c119]Chun-Hao Liao, I-Wei Lai, Konstantinos Nikitopoulos, Filippo Borlenghi, David Kammler, Ernst Martin Witte, Dan Zhang, Tzi-Dar Chiueh, Gerd Ascheid, Heinrich Meyr:
Combining orthogonalized partial metrics: Efficient enumeration for soft-input sphere decoder. PIMRC 2009: 1287-1291 - [c118]Kingshuk Karuri, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
A Generic Design Flow for Application Specific Processor Customization through Instruction-Set Extensions (ISEs). SAMOS 2009: 204-214 - [c117]David Kammler, Junqing Guan, Gerd Ascheid, Rainer Leupers, Heinrich Meyr:
A Fast and Flexible Platform for Fault Injection and Evaluation in Verilog-Based Simulations. SSIRI 2009: 309-314 - [c116]Torsten Kempf, Stefan Wallentowitz, Gerd Ascheid, Rainer Leupers, Heinrich Meyr:
A Workbench for Analytical and Simulation Based Design Space Exploration of Software Defined Radios. VLSI Design 2009: 281-286 - [c115]I-Wei Lai, Gerd Ascheid, Heinrich Meyr, Tzi-Dar Chiueh:
Low-Complexity Channel-Adaptive MIMO Detection with Just-Acceptable Error Rate. VTC Spring 2009 - [i3]Venkatesh Ramakrishnan, Ernst Martin Witte, Torsten Kempf, David Kammler, Gerd Ascheid, Heinrich Meyr, Marc Adrat, Markus Antweiler:
Efficient And Portable SDR Waveform Development: The Nucleus Concept. CoRR abs/0906.3313 (2009) - [i2]Ernst Martin Witte, Filippo Borlenghi, Gerd Ascheid, Rainer Leupers, Heinrich Meyr:
A Scalable VLSI Architecture for Soft-Input Soft-Output Depth-First Sphere Decoding. CoRR abs/0910.3427 (2009) - [i1]David Kammler, Diandian Zhang, Peter Schwabe, Hanno Scharwächter, Markus Langenberg, Dominik Auras, Gerd Ascheid, Rainer Leupers, Rudolf Mathar, Heinrich Meyr:
Designing an ASIP for Cryptographic Pairings over Barreto-Naehrig Curves. IACR Cryptol. ePrint Arch. 2009: 56 (2009) - 2008
- [j57]Andreas Wieferink, Tim Kogel, Olaf Zerres, Rainer Leupers, Heinrich Meyr:
SoC multiprocessor debugging and synchronisation using generic dynamic-connect debugger frontends. Int. J. Embed. Syst. 3(3): 109-118 (2008) - [j56]Tim Kogel, Malte Doerper, Torsten Kempf, Andreas Wieferink, Rainer Leupers, Heinrich Meyr:
Virtual architecture mapping: a SystemC based methodology for architectural exploration of System-on-Chips. Int. J. Embed. Syst. 3(3): 150-159 (2008) - [j55]Diandian Zhang, Anupam Chattopadhyay, David Kammler, Ernst Martin Witte, Gerd Ascheid, Rainer Leupers, Heinrich Meyr:
Power-efficient Instruction Encoding Optimization for Various Architecture Classes. J. Comput. 3(3): 25-38 (2008) - [j54]Anupam Chattopadhyay, Harold Ishebabi, Xiaolin Chen, Zoltan Endre Rakosi, Kingshuk Karuri, David Kammler, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
Prefabrication and postfabrication architecture exploration for partially reconfigurable VLIW processors. ACM Trans. Embed. Comput. Syst. 7(4): 40:1-40:31 (2008) - [j53]Kingshuk Karuri, Anupam Chattopadhyay, Xiaolin Chen, David Kammler, Ling Hao, Rainer Leupers, Heinrich Meyr, Gerd Ascheid:
A Design Flow for Architecture Exploration and Implementation of Partially Reconfigurable Processors. IEEE Trans. Very Large Scale Integr. Syst. 16(10): 1281-1294 (2008) - [j52]Susanne Godtmann, I-Wei Lai, Gerd Ascheid, Tzi-Dar Chiueh, Heinrich Meyr:
Tight Approximation of the Bit Error Rate for BICM(-ID) Assuming Imperfect CSI. IEEE Trans. Wirel. Commun. 7(11-2): 4468-4473 (2008) - [c114]Lei Gao, Kingshuk Karuri, Stefan Kraemer, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
Multiprocessor performance estimation using hybrid simulation. DAC 2008: 325-330 - [c113]Jianjiang Ceng, Jerónimo Castrillón, Weihua Sheng, Hanno Scharwächter, Rainer Leupers, Gerd Ascheid, Heinrich Meyr, Tsuyoshi Isshiki, Hiroaki Kunieda:
MAPS: an integrated framework for MPSoC application parallelization. DAC 2008: 754-759 - [c112]Anupam Chattopadhyay, Xiaolin Chen, Harold Ishebabi, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
High-level Modelling and Exploration of Coarse-grained Re-configurable Architectures. DATE 2008: 1334-1339 - [c111]Manuel Hohenauer, Felix Engel, Rainer Leupers, Gerd Ascheid, Heinrich Meyr, Gerrit Bette, Balpreet Singh:
Retargetable Code Optimization for Predicated Execution. DATE 2008: 1492-1497 - [c110]I-Wei Lai, Susanne Godtmann, Tzi-Dar Chiueh, Gerd Ascheid, Heinrich Meyr:
Asymptotic BER Analysis for MIMO-BICM with Zero-Forcing Detectors Assuming Imperfect CSI. ICC 2008: 1238-1242 - [c109]Meik Dörpinghaus, Gerd Ascheid, Heinrich Meyr, Rudolf Mathar:
Optimal PSK signaling over stationary Rayleigh fading channels. ISIT 2008: 126-130 - [c108]Markus Jordan, Martin Senst, Gerd Ascheid, Heinrich Meyr:
Long-Term Beamforming in Single Frequency Networks using Semidefinite Relaxation. VTC Spring 2008: 275-279 - 2007
- [b4]Oliver Schliebusch, Heinrich Meyr, Rainer Leupers:
Optimized ASIP synthesis from architecture description language models. RWTH Aachen University, Germany, Kluwer 2007, ISBN 978-1-4020-5685-7, pp. I-XIV, 1-193 - [j51]Hanno Scharwächter, David Kammler, Andreas Wieferink, Manuel Hohenauer, Kingshuk Karuri, Jianjiang Ceng, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
ASIP architecture exploration for efficient IPSec encryption: A case study. ACM Trans. Embed. Comput. Syst. 6(2): 12 (2007) - [c107]Lei Gao, Stefan Kraemer, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
A fast and generic hybrid simulation approach using C virtual machine. CASES 2007: 3-12 - [c106]Stefan Kraemer, Lei Gao, Jan Weinstock, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
HySim: a fast simulation framework for embedded software development. CODES+ISSS 2007: 75-80 - [c105]Hanno Scharwächter, Jonghee M. Youn, Rainer Leupers, Yunheung Paek, Gerd Ascheid, Heinrich Meyr:
A code-generator generator for multi-output instructions. CODES+ISSS 2007: 131-136 - [c104]Anupam Chattopadhyay, W. Ahmed, Kingshuk Karuri, David Kammler, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
Design space exploration of partially re-configurable embedded processors. DATE 2007: 319-324 - [c103]Stefan Kraemer, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
Interactive presentation: SoftSIMD - exploiting subword parallelism using source code transformations. DATE 2007: 1349-1354 - [c102]Martin Senst, Markus Jordan, Meik Dorpinghaus, Michael Farber, Gerd Ascheid, Heinrich Meyr:
Joint Reduction of Peak-to-Average Power Ratio and Out-of-Band Power in OFDM Systems. GLOBECOM 2007: 3812-3816 - [c101]Kingshuk Karuri, Anupam Chattopadhyay, Manuel Hohenauer, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
Increasing data-bandwidth to instruction-set extensions through register clustering. ICCAD 2007: 166-171 - [c100]Anupam Chattopadhyay, Zoltan Endre Rakosi, Kingshuk Karuri, David Kammler, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
Pre- and Post-Fabrication Architecture Exploration for Partially Reconfigurable VLIW Processors. IEEE International Workshop on Rapid System Prototyping 2007: 189-194 - [c99]Markus Jordan, Gerd Ascheid, Heinrich Meyr:
Performance Evaluation of Opportunistic Beamforming with SINR Prediction for HSDPA. VTC Spring 2007: 1652-1656 - [c98]Susanne Godtmann, André Pollok, Niels Hadaschik, Gerd Ascheid, Heinrich Meyr:
On the Influence of Pilot Symbol and Data Symbol Positioning on Turbo Synchronization. VTC Spring 2007: 1723-1726 - [c97]Markus Jordan, Lars Schmitt, Gerd Ascheid, Heinrich Meyr:
Prediction of Downlink SNR for Opportunistic Beamforming. WCNC 2007: 2211-2215 - 2006
- [b3]Tim Kogel, Rainer Leupers, Heinrich Meyr:
Integrated system-level modeling of network-on-chip enabled multi-processor platforms. RWTH Aachen University, Germany, Kluwer 2006, ISBN 978-1-4020-4825-8, pp. I-XIV, 1-199 - [j50]Jianjiang Ceng, Weihua Sheng, Manuel Hohenauer, Rainer Leupers, Gerd Ascheid, Heinrich Meyr, Gunnar Braun:
Modeling Instruction Semantics in ADL Processor Descriptions for C Compiler Retargeting. J. VLSI Signal Process. 43(2-3): 235-246 (2006) - [c96]Manuel Hohenauer, Christoph Schumacher, Rainer Leupers, Gerd Ascheid, Heinrich Meyr, Hans van Someren:
Retargetable code optimization with SIMD instructions. CODES+ISSS 2006: 148-153 - [c95]Kingshuk Karuri, Rainer Leupers, Gerd Ascheid, Heinrich Meyr, Monu Kedia:
Design and implementation of a modular and portable IEEE 754 compliant floating-point unit. DATE Designers' Forum 2006: 221-226 - [c94]Luca Fanucci, Michele Cassiano, Sergio Saponara, David Kammler, Ernst Martin Witte, Oliver Schliebusch, Gerd Ascheid, Rainer Leupers, Heinrich Meyr:
ASIP design and synthesis for non linear filtering in image processing. DATE Designers' Forum 2006: 233-238 - [c93]Torsten Kempf, Kingshuk Karuri, Stefan Wallentowitz, Gerd Ascheid, Rainer Leupers, Heinrich Meyr:
A SW performance estimation framework for early system-level-design using fine-grained instrumentation. DATE 2006: 468-473 - [c92]Anupam Chattopadhyay, B. Geukes, David Kammler, Ernst Martin Witte, Oliver Schliebusch, Harold Ishebabi, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
Automatic ADL-based operand isolation for embedded processors. DATE 2006: 600-605 - [c91]Hanno Scharwächter, Manuel Hohenauer, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
An interprocedural code optimization technique for network processors using hardware multi-threading support. DATE 2006: 919-924 - [c90]Kingshuk Karuri, Christian Huben, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
Memory Access Micro-Profiling for ASIP Design. DELTA 2006: 255-262 - [c89]Oguzhan Atak, Abdullah Atalar, Erdal Arikan, Harold Ishebabi, David Kammler, Gerd Ascheid, Heinrich Meyr, Mario Nicola, Guido Masera:
Design of Application Specific Processors for the Cached FFT Algorithm. ICASSP (3) 2006: 1028-1031 - [c88]Meik Dörpinghaus, Lars Schmitt, Ingo Viering, Axel Klein, Joachim Schmid, Gerd Ascheid, Heinrich Meyr:
Enhanced Predictive Up/Down Power Control for CDMA Systems. ICC 2006: 4327-4332 - [c87]Harold Ishebabi, Gerd Ascheid, Heinrich Meyr, Oguzhan Atak, Abdullah Atalar, Erdal Arikan:
An efficient parallelization technique for high throughput FFT-ASIPs. ISCAS 2006 - [c86]Peter Wintermayr, Reiner W. Hartenstein, Heinrich Meyr, Steve Leibson:
Flexibility and low power: a contradiction in terms? ISLPED 2006: 375 - [c85]Niels Hadaschik, Gerd Ascheid, Heinrich Meyr:
Achievable Data Rate of Wideband OFDM With Data-Aided Channel Estimation. PIMRC 2006: 1-5 - [c84]Anupam Chattopadhyay, Arnab Sinha, Diandian Zhang, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
Integrated Verification Approach during ADL-Driven Processor Design. IEEE International Workshop on Rapid System Prototyping 2006: 110-118 - 2005
- [c83]Mohammad Mostafizur Rahman Mozumdar, Kingshuk Karuri, Anupam Chattopadhyay, Stefan Kraemer, Hanno Scharwächter, Heinrich Meyr, Gerd Ascheid, Rainer Leupers:
Instruction Set Customization of Application Specific Processors for Network Processing: A Case Study. ASAP 2005: 154-160 - [c82]Oliver Schliebusch, Anupam Chattopadhyay, David Kammler, Gerd Ascheid, Rainer Leupers, Heinrich Meyr, Tim Kogel:
A framework for automated and optimized ASIP implementation supporting multiple hardware description languages. ASP-DAC 2005: 280-285 - [c81]Andreas Wieferink, Rainer Leupers, Gerd Ascheid, Heinrich Meyr, Tom Michiels, Achim Nohl, Tim Kogel:
Retargetable generation of TLM bus interfaces for MP-SoC platforms. CODES+ISSS 2005: 249-254 - [c80]Kingshuk Karuri, Mohammad Abdullah Al Faruque, Stefan Kraemer, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
Fine-grained application source code profiling for ASIP design. DAC 2005: 329-334 - [c79]Torsten Kempf, Malte Doerper, Rainer Leupers, Gerd Ascheid, Heinrich Meyr, Tim Kogel, Bart Vanthournout:
A Modular Simulation Framework for Spatial and Temporal Task Mapping onto Multi-Processor SoC Platforms. DATE 2005: 876-881 - [c78]Jianjiang Ceng, Manuel Hohenauer, Rainer Leupers, Gerd Ascheid, Heinrich Meyr, Gunnar Braun:
C Compiler Retargeting Based on Instruction Semantics Models. DATE 2005: 1150-1155 - [c77]Niels Hadaschik, Meik Dörpinghaus, Andreas Senst, Ole Harmjanz, Uwe Käufer, Gerd Ascheid, Heinrich Meyr:
Improving MIMO phase noise estimation by exploiting spatial correlations. ICASSP (3) 2005: 833-836 - [c76]Oliver Schliebusch, Anupam Chattopadhyay, Ernst Martin Witte, David Kammler, Gerd Ascheid, Rainer Leupers, Heinrich Meyr:
Optimization Techniques for ADL-Driven RTL Processor Synthesis. IEEE International Workshop on Rapid System Prototyping 2005: 165-171 - 2004
- [j49]Gunnar Braun, Achim Nohl, Andreas Hoffmann, Oliver Schliebusch, Rainer Leupers, Heinrich Meyr:
A universal technique for fast and flexible instruction-set architecture simulation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 23(12): 1625-1639 (2004) - [c75]Tim Kogel, Heinrich Meyr:
Heterogeneous MP-SoC: the solution to energy-efficient signal processing. DAC 2004: 686-691 - [c74]Gunnar Braun, Achim Nohl, Weihua Sheng, Jianjiang Ceng, Manuel Hohenauer, Hanno Scharwächter, Rainer Leupers, Heinrich Meyr:
A novel approach for flexible and consistent ADL-driven ASIP design. DAC 2004: 717-722 - [c73]Oliver Schliebusch, Anupam Chattopadhyay, Rainer Leupers, Gerd Ascheid, Heinrich Meyr, Mario Steinert, Gunnar Braun, Achim Nohl:
RTL Processor Synthesis for Architecture Exploration and Implementation. DATE 2004: 156-160 - [c72]Andreas Wieferink, Tim Kogel, Rainer Leupers, Gerd Ascheid, Heinrich Meyr, Gunnar Braun, Achim Nohl:
A System Level Processor/Communication Co-Exploration Methodology for Multi-Processor System-on-Chip Platform. DATE 2004: 1256-1263 - [c71]Manuel Hohenauer, Hanno Scharwächter, Kingshuk Karuri, Oliver Wahlen, Tim Kogel, Rainer Leupers, Gerd Ascheid, Heinrich Meyr, Gunnar Braun, Hans van Someren:
A Methodology and Tool Suite for C Compiler Generation from ADL Processor Models. DATE 2004: 1276-1283 - [c70]Lars Schmitt, Thomas Grundler, Christoph Schreyoegg, Gerd Ascheid, Heinrich Meyr:
Performance of initial synchronization schemes for WCDMA systems with spatio-temporal correlations. ICC 2004: 2530-2534 - [c69]Andreas Senst, Peter Schulz-Rittich, Ulrich Krause, Gerd Ascheid, Heinrich Meyr:
Random beamforming in correlated MISO channels for multiuser systems. ICC 2004: 2909-2913 - [c68]Heinrich Meyr:
Application specific instruction-set processors (ASIP's) for wireless communications: design, cost, and energy efficiency vs. flexibility. SoC 2004: 1-2 - [c67]Tim Kogel, Malte Doerper, Torsten Kempf, Andreas Wieferink, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
Virtual Architecture Mapping: A SystemC Based Methodology for Architectural Exploration of System-on-Chip Designs. SAMOS 2004: 138-148 - [c66]Andreas Wieferink, Malte Doerper, Tim Kogel, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
Early ISS Integration into Network-on-Chip Designs. SAMOS 2004: 443-452 - [c65]Jianjiang Ceng, Weihua Sheng, Manuel Hohenauer, Rainer Leupers, Gerd Ascheid, Heinrich Meyr, Gunnar Braun:
Modeling Instruction Semantics in ADL Processor Descriptions for C Compiler Retargeting. SAMOS 2004: 463-473 - [c64]Hanno Scharwächter, David Kammler, Andreas Wieferink, Manuel Hohenauer, Kingshuk Karuri, Jianjiang Ceng, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
ASIP Architecture Exploration for Efficient Ipsec Encryption: A Case Study. SCOPES 2004: 33-46 - [c63]Rudolf Mathar, Heinrich Meyr:
Stochastic modeling of the convergence behavior of concatenated codes. VTC Fall (2) 2004: 1263-1265 - 2003
- [j48]Oliver Wahlen, Manuel Hohenauer, Rainer Leupers, Heinrich Meyr:
Instruction Scheduler Generation for Retargetable Compilation. IEEE Des. Test Comput. 20(1): 34-41 (2003) - [j47]Tilman Glökler, Andreas Hoffmann, Heinrich Meyr:
Methodical Low-Power ASIP Design Space Exploration. J. VLSI Signal Process. 33(3): 229-246 (2003) - [c62]Tim Kogel, Malte Doerper, Andreas Wieferink, Rainer Leupers, Gerd Ascheid, Heinrich Meyr, Serge Goossens:
A modular simulation framework for architectural exploration of on-chip interconnection networks. CODES+ISSS 2003: 7-12 - [c61]Achim Nohl, Volker Greive, Gunnar Braun, Andreas Hoffmann, Rainer Leupers, Oliver Schliebusch, Heinrich Meyr:
Instruction encoding synthesis for architecture exploration using hierarchical processor models. DAC 2003: 262-267 - [c60]Gunnar Braun, Andreas Wieferink, Oliver Schliebusch, Rainer Leupers, Heinrich Meyr, Achim Nohl:
Processor/Memory Co-Exploration on Multiple Abstraction Levels. DATE 2003: 10966-10973 - [c59]Peter Schulz-Rittich, Andreas Senst, Thomas Bilke, Heinrich Meyr:
The effect of imperfect SNR knowledge on multiantenna multiuser systems with channel aware scheduling. GLOBECOM 2003: 153-157 - [c58]