"A CMOS IC for Gb/s Viterbi decoding: system design and VLSI implementation."

Herbert Dawid, Gerhard P. Fettweis, Heinrich Meyr (1996)

> Home

Details and statistics

DOI: 10.1109/92.486078

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/DawidFM96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/DawidFM96
Herbert Dawid, Gerhard P. Fettweis, Heinrich Meyr:
A CMOS IC for Gb/s Viterbi decoding: system design and VLSI implementation. IEEE Trans. Very Large Scale Integr. Syst. 4(1): 17-31 (1996)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.