"Integrated verification approach during ADL-driven processor design."

Anupam Chattopadhyay et al. (2009)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2008.05.009

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/ChattopadhyaySZLAM09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/ChattopadhyaySZLAM09
Anupam Chattopadhyay, Arnab Sinha, Diandian Zhang, Rainer Leupers, Gerd Ascheid, Heinrich Meyr:
Integrated verification approach during ADL-driven processor design. Microelectron. J. 40(7): 1111-1123 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.