Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDAarti Gupta
Person information
- affiliation: Princeton University, NJ, USA
- affiliation (former): NEC Labs America, USA
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2023
[c143]Xiangyu Gao, Divya Raghunathan, Ruijie Fang, Tao Wang, Xiaotong Zhu, Anirudh Sivaraman, Srinivas Narayana, Aarti Gupta:
CaT: A Solver-Aided Compiler for Packet-Processing Pipelines. ASPLOS (3) 2023: 72-88- 2022
- [c142]Yue Xing, Aarti Gupta, Sharad Malik:
Generalizing Tandem Simulation: Connecting High-level and RTL Simulation Models. ASP-DAC 2022: 154-159 - [c141]Yu Zeng, Aarti Gupta, Sharad Malik:
Automatic Generation of Architecture-Level Models from RTL Designs for Processors and Accelerators. DATE 2022: 460-465 - [c140]Aarti Gupta, Roope Kaivola, Mihir Parang Mehta, Vaibhav Singh:
Error Correction Code Algorithm and Implementation Verification Using Symbolic Representations. FMCAD 2022: 151-159 - [c139]Divya Raghunathan, Ryan Beckett, Aarti Gupta, David Walker:
ACORN: Network Control Plane Abstraction using Route Nondeterminism. FMCAD 2022: 261-272 - [c138]Yue Xing, Huaixi Lu, Aarti Gupta, Sharad Malik:
Compositional Verification Using a Formal Component and Interface Specification. ICCAD 2022: 72 - [c137]Qinhan Tan, Aarti Gupta, Sharad Malik:
Usage-Based RTL Subsetting for Hardware Accelerators. ICCAD 2022: 73 - [c136]Timothy Alberdingk Thijm, Ryan Beckett, Aarti Gupta, David Walker:
Kirigami, the Verifiable Art of Network Cutting. ICNP 2022: 1-12 - [c135]Ryan Beckett, Aarti Gupta:
Katra: Realtime Verification for Multilayer Networks. NSDI 2022: 617-634 - [i8]Tim Alberdingk Thijm, Ryan Beckett, Aarti Gupta, David Walker:
Kirigami, the Verifiable Art of Network Cutting. CoRR abs/2202.06098 (2022) - [i7]Bo-Yuan Huang, Steven Lyubomirsky, Yi Li, Mike He, Thierry Tambe, Gus Henry Smith, Akash Gaonkar, Vishal Canumalla, Gu-Yeon Wei, Aarti Gupta, Zachary Tatlock, Sharad Malik:
Specialized Accelerators and Compiler Flows: Replacing Accelerator APIs with a Formal Software/Hardware Interface. CoRR abs/2203.00218 (2022) - [i6]Timothy Alberdingk Thijm, Ryan Beckett, Aarti Gupta, David Walker:
Modular Control Plane Verification via Temporal Invariants. CoRR abs/2204.10303 (2022) - [i5]Divya Raghunathan, Ryan Beckett, Aarti Gupta, David Walker:
ACORN: Network Control Plane Abstraction using Route Nondeterminism. CoRR abs/2206.02100 (2022) - [i4]Xiangyu Gao, Divya Raghunathan, Ruijie Fang, Tao Wang, Xiaotong Zhu, Anirudh Sivaraman, Srinivas Narayana, Aarti Gupta:
High-Level Synthesis for Packet-Processing Pipelines. CoRR abs/2211.06475 (2022) - 2021
- [c134]Makai Mann
, Ahmed Irfan, Florian Lonsing, Yahan Yang, Hongce Zhang, Kristopher Brown, Aarti Gupta, Clark W. Barrett:
Pono: A Flexible and Extensible SMT-Based Model Checker. CAV (2) 2021: 461-474 - [c133]Yue Xing, Huaixi Lu, Aarti Gupta, Sharad Malik:
Leveraging Processor Modeling and Verification for General Hardware Modules. DATE 2021: 1130-1135 - [c132]Yu Zeng, Bo-Yuan Huang, Hongce Zhang, Aarti Gupta, Sharad Malik:
Generating Architecture-Level Abstractions from RTL Designs for Processors and Accelerators Part I: Determining Architectural State Variables. ICCAD 2021: 1-9 - [c131]Lauren Pick, Grigory Fedyukovich, Aarti Gupta:
Unbounded Procedure Summaries from Bounded Environments. VMCAI 2021: 291-324 - [c130]Hongce Zhang, Aarti Gupta, Sharad Malik:
Syntax-Guided Synthesis for Lemma Generation in Hardware Model Checking. VMCAI 2021: 325-349 - 2020
- [j19]Ryan Beckett, Aarti Gupta, Ratul Mahajan, David Walker:
Abstract interpretation of distributed network control planes. Proc. ACM Program. Lang. 4(POPL): 42:1-42:27 (2020) - [c129]Hongce Zhang, Maxwell Shinn, Aarti Gupta, Arie Gurfinkel, Nham Le, Nina Narodytska:
Verification of Recurrent Neural Networks for Cognitive Tasks via Reachability Analysis. ECAI 2020: 1690-1697 - [c128]Lauren Pick, Grigory Fedyukovich, Aarti Gupta:
Automating Modular Verification of Secure Information Flow. FMCAD 2020: 158-168 - [c127]Nina Narodytska, Hongce Zhang, Aarti Gupta, Toby Walsh:
In Search for a SAT-friendly Binarized Neural Network Architecture. ICLR 2020 - [c126]Xiangyu Gao, Taegyun Kim, Michael D. Wong, Divya Raghunathan, Aatish Kishan Varma, Pravein Govindan Kannan, Anirudh Sivaraman, Srinivas Narayana, Aarti Gupta:
Switch Code Generation Using Program Synthesis. SIGCOMM 2020: 44-61 - [c125]Naoki Kobayashi, Grigory Fedyukovich, Aarti Gupta:
Fold/Unfold Transformations for Fixpoint Logic. TACAS (2) 2020: 195-214 - [c124]Hongce Zhang, Weikun Yang, Grigory Fedyukovich, Aarti Gupta, Sharad Malik:
Synthesizing Environment Invariants for Modular Hardware Verification. VMCAI 2020: 202-225
2010 – 2019
- 2019
- [j18]Bo-Yuan Huang, Hongce Zhang, Pramod Subramanyan, Yakir Vizel, Aarti Gupta, Sharad Malik:
Instruction-Level Abstraction (ILA): A Uniform Specification for System-on-Chip (SoC) Verification. ACM Trans. Design Autom. Electr. Syst. 24(1): 10:1-10:24 (2019) - [c123]Grigory Fedyukovich, Sumanth Prabhu, Kumar Madhukar, Aarti Gupta:
Quantified Invariants via Syntax-Guided Synthesis. CAV (1) 2019: 259-277 - [c122]Grigory Fedyukovich, Aarti Gupta:
Functional Synthesis with Examples. CP 2019: 547-564 - [c121]Weikun Yang, Grigory Fedyukovich, Aarti Gupta:
Lemma Synthesis for Automating Induction over Algebraic Data Types. CP 2019: 600-617 - [c120]Jeffrey F. Lukman, Huan Ke, Cesar A. Stuardo, Riza O. Suminto, Daniar Heri Kurniawan, Dikaimin Simon, Satria Priambada, Chen Tian, Feng Ye, Tanakorn Leesatapornwongsa, Aarti Gupta, Shan Lu, Haryadi S. Gunawi:
FlyMC: Highly Scalable Testing of Complex Interleavings in Distributed Systems. EuroSys 2019: 20:1-20:16 - [c119]Bo-Yuan Huang, Hongce Zhang, Aarti Gupta, Sharad Malik:
ILAng: A Modeling and Verification Platform for SoCs Using Instruction-Level Abstractions. TACAS (1) 2019: 351-357 - [c118]Grigory Fedyukovich, Arie Gurfinkel, Aarti Gupta:
Lazy but Effective Functional Synthesis. VMCAI 2019: 92-113 - 2018
- [j17]Pramod Subramanyan, Bo-Yuan Huang, Yakir Vizel, Aarti Gupta, Sharad Malik:
Template-Based Parameterized Synthesis of Uniform Instruction-Level Abstractions for SoC Verification. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(8): 1692-1705 (2018) - [c117]Grigory Fedyukovich, Yueling Zhang, Aarti Gupta:
Syntax-Guided Termination Analysis. CAV (1) 2018: 124-143 - [c116]Weikun Yang, Yakir Vizel, Pramod Subramanyan, Aarti Gupta, Sharad Malik:
Lazy Self-composition for Security Verification. CAV (2) 2018: 136-156 - [c115]Lauren Pick, Grigory Fedyukovich, Aarti Gupta:
Exploiting Synchrony and Symmetry in Relational Verification. CAV (1) 2018: 164-182 - [c114]Bo-Yuan Huang, Sayak Ray, Aarti Gupta, Jason M. Fung, Sharad Malik:
Formal security verification of concurrent firmware in SoCs using instruction-level abstraction for hardware. DAC 2018: 91:1-91:6 - [c113]Grigory Fedyukovich, Sumanth Prabhu, Kumar Madhukar, Aarti Gupta:
Solving Constrained Horn Clauses Using Syntax and Data. FMCAD 2018: 1-9 - [c112]Hongce Zhang, Caroline Trippel, Yatin A. Manerkar, Aarti Gupta, Margaret Martonosi, Sharad Malik:
ILA-MCM: Integrating Memory Consistency Models with Instruction-Level Abstractions for Heterogeneous System-on-Chip Verification. FMCAD 2018: 1-10 - [c111]Yue Xing, Bo-Yuan Huang, Aarti Gupta, Sharad Malik:
A formal instruction-level GPU model for scalable verification. ICCAD 2018: 130 - [c110]Yatin A. Manerkar, Daniel Lustig, Margaret Martonosi, Aarti Gupta:
PipeProof: Automated Memory Consistency Proofs for Microarchitectural Specifications. MICRO 2018: 788-801 - [c109]Ryan Beckett, Aarti Gupta, Ratul Mahajan, David Walker:
Control plane compression. SIGCOMM 2018: 476-489 - [p2]Aarti Gupta, Vineet Kahlon, Shaz Qadeer, Tayssir Touili:
Model Checking Concurrent Programs. Handbook of Model Checking 2018: 573-611 - [i3]Bo-Yuan Huang, Hongce Zhang, Pramod Subramanyan, Yakir Vizel, Aarti Gupta, Sharad Malik:
Instruction-Level Abstraction (ILA): A Uniform Specification for System-on-Chip (SoC) Verification. CoRR abs/1801.01114 (2018) - [i2]Ryan Beckett, Aarti Gupta, Ratul Mahajan, David Walker:
Control Plane Compression. CoRR abs/1806.08744 (2018) - 2017
- [c108]Zhixing Xu, Aarti Gupta, Sharad Malik:
Trace-based Analysis of Memory Corruption Malware Attacks. Haifa Verification Conference 2017: 67-82 - [c107]Ryan Beckett, Aarti Gupta, Ratul Mahajan, David Walker:
A General Approach to Network Configuration Verification. SIGCOMM 2017: 155-168 - 2016
- [c106]David Menendez, Santosh Nagarakatte, Aarti Gupta:
Alive-FP: Automated Verification of Floating Point Based Peephole Optimizations in LLVM. SAS 2016: 317-337 - [c105]Adarsh Yoga, Santosh Nagarakatte, Aarti Gupta:
Parallel data race detection for task parallel programs with locks. SIGSOFT FSE 2016: 833-845 - 2015
- [j16]Franjo Ivancic, Gogul Balakrishnan, Aarti Gupta, Sriram Sankaranarayanan, Naoto Maeda, Takashi Imoto, Rakesh Pothengil, Mustafa Hussain:
Scalable and scope-bounded software verification in Varvel. Autom. Softw. Eng. 22(4): 517-559 (2015) - [c104]Sunha Ahn, Sharad Malik, Aarti Gupta:
Completeness bounds and sequentialization for model checking of interacting firmware and hardware. CODES+ISSS 2015: 202-211 - [c103]Shengjian Guo, Markus Kusano, Chao Wang, Zijiang Yang, Aarti Gupta:
Assertion guided symbolic execution of multithreaded programs. ESEC/SIGSOFT FSE 2015: 854-865 - 2014
- [c102]Kaituo Li, Pallavi Joshi, Aarti Gupta, Malay K. Ganai:
ReproLite: A Lightweight Tool to Quickly Reproduce Hard System Bugs. SoCC 2014: 25:1-25:13 - [c101]Shuyuan Zhang, Franjo Ivancic, Cristian Lumezanu, Yifei Yuan, Aarti Gupta, Sharad Malik:
An Adaptable Rule Placement for Software-Defined Networks. DSN 2014: 88-99 - [c100]Aarti Gupta, V. M. Achutha KiranKumar, Rajnish Ghughal:
Formally Verifying Graphics FPU - An Intel® Experience. FM 2014: 673-687 - [c99]Xusheng Xiao, Gogul Balakrishnan, Franjo Ivancic, Naoto Maeda, Aarti Gupta, Deepak Chhetri:
ARC++: effective typestate and lifetime dependency analysis. ISSTA 2014: 116-126 - [c98]Yifei Yuan, Franjo Ivancic, Cristian Lumezanu, Shuyuan Zhang, Aarti Gupta:
Generating consistent updates for software-defined network configurations. HotSDN 2014: 221-222 - [c97]Yu Lin, Franjo Ivancic, Pallavi Joshi, Gogul Balakrishnan, Malay K. Ganai, Aarti Gupta:
Environment-Sensitive Performance Tuning for Distributed Service Orchestration. VECPAR 2014: 209-223 - [c96]M. V. Achutha Kiran Kumar, Aarti Gupta, S. S. Bindumadhava:
RTL2RTL Formal Equivalence: Boosting the Design Confidence. FSFMA 2014: 29-44 - 2013
- [j15]Vineet Kahlon, Sriram Sankaranarayanan, Aarti Gupta:
Static analysis for concurrent programs with applications to data race detection. Int. J. Softw. Tools Technol. Transf. 15(4): 321-336 (2013) - [j14]Houssam Abbas, Georgios Fainekos, Sriram Sankaranarayanan, Franjo Ivancic, Aarti Gupta:
Probabilistic Temporal Logic Falsification of Cyber-Physical Systems. ACM Trans. Embed. Comput. Syst. 12(2s): 95:1-95:30 (2013) - [c95]Pranav Garg, Franjo Ivancic, Gogul Balakrishnan, Naoto Maeda, Aarti Gupta:
Feedback-directed unit test generation for C/C++ using concolic execution. ICSE 2013: 132-141 - [c94]Pallavi Joshi, Malay K. Ganai, Gogul Balakrishnan, Aarti Gupta, Nadia Papakonstantinou:
SETSUDŌ: perturbation-based testing framework for scalable distributed systems. TRIOS@SOSP 2013: 7:1-7:14 - 2012
- [j13]Sandip Ray, Jayanta Bhadra, Magdy S. Abadir, Li-C. Wang, Aarti Gupta:
Introduction to special section on verification challenges in the concurrent world. ACM Trans. Design Autom. Electr. Syst. 17(3): 19:1-19:3 (2012) - [c93]Niloofar Razavi, Franjo Ivancic, Vineet Kahlon, Aarti Gupta:
Concurrent Test Generation Using Concolic Multi-trace Analysis. APLAS 2012: 239-255 - [c92]Jing Yang, Gogul Balakrishnan, Naoto Maeda, Franjo Ivancic, Aarti Gupta, Nishant Sinha, Sriram Sankaranarayanan, Naveen Sharma:
Object Model Construction for Inheritance in C++ and Its Applications to Program Analysis. CC 2012: 144-164 - [c91]Arnab Sinha, Sharad Malik, Aarti Gupta:
Efficient predictive analysis for detecting nondeterminism in multi-threaded programs. FMCAD 2012: 6-15 - [c90]V. M. Achutha KiranKumar, Aarti Gupta, Rajnish Ghughal:
Symbolic Trajectory Evaluation: The primary validation Vehicle for next generation Intel® Processor Graphics FPU. FMCAD 2012: 149-156 - [c89]Khalil Ghorbal, Parasara Sridhar Duggirala, Vineet Kahlon, Franjo Ivancic, Aarti Gupta:
Efficient Probabilistic Model Checking of Systems with Ranged Probabilities. RP 2012: 107-120 - [c88]Malay K. Ganai, Dongyoon Lee, Aarti Gupta:
DTAM: dynamic taint analysis of multi-threaded programs for relevancy. SIGSOFT FSE 2012: 46 - [c87]Khalil Ghorbal, Franjo Ivancic, Gogul Balakrishnan, Naoto Maeda, Aarti Gupta:
Donut Domains: Efficient Non-convex Domains for Abstract Interpretation. VMCAI 2012: 235-250 - 2011
- [j12]Chao Wang, Sudipta Kundu, Rhishikesh Limaye, Malay K. Ganai, Aarti Gupta:
Symbolic predictive analysis for concurrent programs. Formal Aspects Comput. 23(6): 781-805 (2011) - [c86]Prakash Prabhu, Naoto Maeda, Gogul Balakrishnan, Franjo Ivancic, Aarti Gupta:
Interprocedural Exception Analysis for C++. ECOOP 2011: 583-608 - [c85]Aarti Gupta:
Verifying concurrent programs: tutorial talk. FMCAD 2011: 1 - [c84]Gogul Balakrishnan, Naoto Maeda, Sriram Sankaranarayanan, Franjo Ivancic, Aarti Gupta, Rakesh Pothengil:
Modeling and Analyzing the Interaction of C and C++ Strings. FoVeOOS 2011: 67-85 - [c83]Arnab Sinha, Sharad Malik, Chao Wang, Aarti Gupta:
Predicting Serializability Violations: SMT-Based Search vs. DPOR-Based Search. Haifa Verification Conference 2011: 95-114 - [c82]Chao Wang, Mahmoud Said, Aarti Gupta:
Coverage guided systematic concurrency testing. ICSE 2011: 221-230 - [c81]Franjo Ivancic, Gogul Balakrishnan, Aarti Gupta, Sriram Sankaranarayanan, Naoto Maeda, Hiroki Tokuoka, Takashi Imoto, Yoshiaki Miyazaki:
DC2: A framework for scalable, scope-bounded software verification. ASE 2011: 133-142 - [c80]Malay K. Ganai, Nipun Arora, Chao Wang, Aarti Gupta, Gogul Balakrishnan:
BEST: A symbolic testing tool for predicting multi-threaded program failures. ASE 2011: 596-599 - [c79]Arnab Sinha, Sharad Malik, Chao Wang, Aarti Gupta:
Predictive analysis for detecting serializability violations through Trace Segmentation. MEMOCODE 2011: 99-108 - 2010
- [c78]Sicun Gao, Malay K. Ganai, Franjo Ivancic, Aarti Gupta, Sriram Sankaranarayanan, Edmund M. Clarke:
Integrating ICP and LRA solvers for deciding nonlinear real arithmetic problems. FMCAD 2010: 81-89 - [c77]Gogul Balakrishnan, Malay K. Ganai, Aarti Gupta, Franjo Ivancic, Vineet Kahlon, Weihong Li, Naoto Maeda, Nadia Papakonstantinou, Sriram Sankaranarayanan, Nishant Sinha, Chao Wang:
Scalable and precise program analysis at NEC. FMCAD 2010: 273-274 - [c76]Truong Nghiem, Sriram Sankaranarayanan, Georgios Fainekos, Franjo Ivancic, Aarti Gupta, George J. Pappas:
Monte-carlo techniques for falsification of temporal properties of non-linear hybrid systems. HSCC 2010: 211-220 - [c75]Franjo Ivancic, Malay K. Ganai, Sriram Sankaranarayanan, Aarti Gupta:
Numerical stability analysis of floating-point computations using software model checking. MEMOCODE 2010: 49-58 - [c74]William R. Harris, Sriram Sankaranarayanan, Franjo Ivancic, Aarti Gupta:
Program analysis via satisfiability modulo path programs. POPL 2010: 71-82 - [c73]Chao Wang, Rhishikesh Limaye, Malay K. Ganai, Aarti Gupta:
Trace-Based Symbolic Analysis for Atomicity Violations. TACAS 2010: 328-342
2000 – 2009
- 2009
- [j11]Aarti Gupta, Sharad Malik:
Preface. Formal Methods Syst. Des. 35(1): 1 (2009) - [j10]Zijiang Yang, Chao Wang, Aarti Gupta, Franjo Ivancic:
Model checking sequential software programs via mixed symbolic analysis. ACM Trans. Design Autom. Electr. Syst. 14(1): 10:1-10:26 (2009) - [c72]Vineet Kahlon, Chao Wang, Aarti Gupta:
Monotonic Partial Order Reduction: An Optimal Symbolic Partial Order Reduction Technique. CAV 2009: 398-413 - [c71]Gogul Balakrishnan, Sriram Sankaranarayanan, Franjo Ivancic, Aarti Gupta:
Refining the control structure of loops using static analysis. EMSOFT 2009: 49-58 - [c70]Chao Wang, Sudipta Kundu, Malay K. Ganai, Aarti Gupta:
Symbolic Predictive Analysis for Concurrent Programs. FM 2009: 256-272 - [c69]Georgios Fainekos, Sriram Sankaranarayanan, Franjo Ivancic, Aarti Gupta:
Robustness of Model-Based Simulations. RTSS 2009: 345-354 - [c68]Chao Wang, Swarat Chaudhuri, Aarti Gupta, Yu Yang:
Symbolic pruning of concurrent program executions. ESEC/SIGSOFT FSE 2009: 23-32 - [c67]Vineet Kahlon, Sriram Sankaranarayanan, Aarti Gupta:
Semantic Reduction of Thread Interleavings in Concurrent Programs. TACAS 2009: 124-138 - [c66]Aarti Gupta:
Model Checking Concurrent Programs. VMCAI 2009: 2 - 2008
- [j9]Aleksandr Zaks, Zijiang Yang, Ilya Shlyakhter, Franjo Ivancic, Srihari Cadambi, Malay K. Ganai, Aarti Gupta, Pranav Ashar:
Bitwidth Reduction via Symbolic Interval Analysis for Software Model Checking. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(8): 1513-1517 (2008) - [j8]Franjo Ivancic, Zijiang Yang, Malay K. Ganai, Aarti Gupta, Pranav Ashar:
Efficient SAT-based bounded model checking for software verification. Theor. Comput. Sci. 404(3): 256-274 (2008) - [c65]Chao Wang, Yu Yang, Aarti Gupta, Ganesh Gopalakrishnan:
Dynamic Model Checking with Property Driven Pruning to Detect Race Conditions. ATVA 2008: 126-140 - [c64]Aarti Gupta:
Software Verification: Roles and Challenges for Automatic Decision Procedures. IJCAR 2008: 1 - [c63]Malay K. Ganai, Aarti Gupta:
Tunneling and slicing: towards scalable BMC. DAC 2008: 137-142 - [c62]Malay K. Ganai, Aarti Gupta:
Completeness in SMT-based BMC for Software Programs. DATE 2008: 831-836 - [c61]Sriram Sankaranarayanan, Franjo Ivancic, Aarti Gupta:
Mining library specifications using inductive logic programming. ICSE 2008: 131-140 - [c60]Sriram Sankaranarayanan, Swarat Chaudhuri, Franjo Ivancic, Aarti Gupta:
Dynamic inference of likely data preconditions over predicates by tree learning. ISSTA 2008: 295-306 - [c59]Gogul Balakrishnan, Sriram Sankaranarayanan, Franjo Ivancic, Ou Wei, Aarti Gupta:
SLR: Path-Sensitive Analysis through Infeasible-Path Detection and Syntactic Language Refinement. SAS 2008: 238-254 - [c58]Fang Yu, Chao Wang, Aarti Gupta, Tevfik Bultan:
Modular verification of web services using efficient symbolic encoding and summarization. SIGSOFT FSE 2008: 192-202 - [c57]Malay K. Ganai, Aarti Gupta:
Efficient Modeling of Concurrent Systems in BMC. SPIN 2008: 114-133 - [c56]Chao Wang, Zijiang Yang, Vineet Kahlon, Aarti Gupta:
Peephole Partial Order Reduction. TACAS 2008: 382-396 - [e1]Aarti Gupta, Sharad Malik:
Computer Aided Verification, 20th International Conference, CAV 2008, Princeton, NJ, USA, July 7-14, 2008, Proceedings. Lecture Notes in Computer Science 5123, Springer 2008, ISBN 978-3-540-70543-7 [contents] - 2007
- [b1]Malay K. Ganai, Aarti Gupta:
SAT-Based Scalable Formal Verification Solutions. Series on Integrated Circuits and Systems, Springer 2007, ISBN 978-0-387-69166-4, pp. 1-326 - [j7]Malay K. Ganai, Muralidhar Talupur, Aarti Gupta:
SDSAT: Tight Integration of Small Domain Encoding and Lazy Approaches in Solving Difference Logic. J. Satisf. Boolean Model. Comput. 3(1-2): 91-114 (2007) - [j6]Chao Wang, Zijiang Yang, Franjo Ivancic, Aarti Gupta:
Disjunctive image computation for software verification. ACM Trans. Design Autom. Electr. Syst. 12(2): 10 (2007) - [c55]Malay K. Ganai, Aarti Gupta:
Efficient BMC for Multi-Clock Systems with Clocked Specifications. ASP-DAC 2007: 310-315 - [c54]Vineet Kahlon, Yu Yang, Sriram Sankaranarayanan, Aarti Gupta:
Fast and Accurate Static Data-Race Detection for Concurrent Programs. CAV 2007: 226-239 - [c53]Chao Wang, Zijiang Yang, Aarti Gupta, Franjo Ivancic:
Using Counterexamples for Improving the Precision of Reachability Computation with Polyhedra. CAV 2007: 352-365 - [c52]Chao Wang, Aarti Gupta, Franjo Ivancic:
Induction in CEGAR for Detecting Counterexamples. FMCAD 2007: 77-84 - [c51]