default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDCarles Hernández 0001
Carles Hernández Luz
Person information
- affiliation: Technical University of Valencia (UPV), Spain
- affiliation: Barcelona Supercomputing Center, Spain
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
Journal Articles
- 2025
[j30]Pablo Andreu
, Sergi Alcaide, Pedro López, Jaume Abella, Carles Hernández:
Expanding SafeSU capabilities by leveraging security frameworks for contention monitoring in complex SoCs. Future Gener. Comput. Syst. 163: 107518 (2025)- [j29]Izan Catalán, José Flich, Carles Hernández:
Exploiting neural networks bit-level redundancy to mitigate the impact of faults at inference. J. Supercomput. 81(1): 183 (2025) - 2024
- [j28]Pablo Andreu, Pedro López, Carles Hernández:
Hashing ATD Tags for Low-Overhead Safe Contention Monitoring. IEEE Comput. Archit. Lett. 23(2): 166-169 (2024) - [j27]Xavier Carril, Charalampos Kardaris, Jordi Ribes-González, Oriol Farràs, Carles Hernández, Vatistas Kostalabros, Joel Ulises González-Jiménez, Miquel Moretó:
Hardware Acceleration for High-Volume Operations of CRYSTALS-Kyber and CRYSTALS-Dilithium. ACM Trans. Reconfigurable Technol. Syst. 17(3): 41:1-41:26 (2024) - 2023
- [j26]Jordi Cardona, Carles Hernández, Jaume Abella, Enrico Mezzetti, Francisco J. Cazorla:
Accurately Measuring Contention in Mesh NoCs in Time-Sensitive Embedded Systems. ACM Trans. Design Autom. Electr. Syst. 28(3): 43:1-43:34 (2023) - 2022
- [j25]Jordi Ribes-González, Oriol Farràs, Carles Hernández, Vatistas Kostalabros, Miquel Moretó:
A Security Model for Randomization-based Protected Caches. IACR Trans. Cryptogr. Hardw. Embed. Syst. 2022(3): 1-25 (2022) - [j24]Sergi Alcaide, Leonidas Kosmidis, Carles Hernández, Jaume Abella:
Achieving Diverse Redundancy for GPU Kernels. IEEE Trans. Emerg. Top. Comput. 10(2): 618-634 (2022) - 2021
- [j23]Ramon Canal, Carles Hernández, Rafael Tornero, Alessandro Cilardo, Giuseppe Massari, Federico Reghenzani, William Fornaciari, Marina Zapater, David Atienza, Ariel Oleksiak, Wojciech Piatek, Jaume Abella:
Predictive Reliability and Fault Management in Exascale Systems: State of the Art and Perspectives. ACM Comput. Surv. 53(5): 95:1-95:32 (2021) - [j22]Tomás Picornell, José Flich, Carles Hernández, José Duato:
Enforcing Predictability of Many-Cores With DCFNoC. IEEE Trans. Computers 70(2): 270-283 (2021) - [j21]David Trilla, Carles Hernández, Jaume Abella, Francisco J. Cazorla:
Worst-Case Energy Consumption: A New Challenge for Battery-Powered Critical Devices. IEEE Trans. Sustain. Comput. 6(3): 522-530 (2021) - 2020
- [j20]Tomás Picornell, José Flich, José Duato, Carles Hernández:
HP-DCFNoC: High Performance Distributed Dynamic TDM Scheduler Based on DCFNoC Theory. IEEE Access 8: 194836-194849 (2020) - [j19]Giovanni Agosta, William Fornaciari, David Atienza, Ramon Canal, Alessandro Cilardo, José Flich Cardo, Carles Hernández, Michal Kulczewski, Giuseppe Massari, Rafael Tornero Gavilá, Marina Zapater:
The RECIPE approach to challenges in deeply heterogeneous high performance systems. Microprocess. Microsystems 77: 103185 (2020) - 2019
- [j18]Francisco J. Cazorla, Leonidas Kosmidis, Enrico Mezzetti, Carles Hernández, Jaume Abella, Tullio Vardanega:
Probabilistic Worst-Case Timing Analysis: Taxonomy and Comprehensive Survey. ACM Comput. Surv. 52(1): 14:1-14:35 (2019) - [j17]David Trilla, Francisco J. Cazorla, Carles Hernández, Jaume Abella:
Randomization for Safer, more Reliable and Secure, High-Performance Automotive Processors. IEEE Des. Test 36(6): 39-47 (2019) - [j16]Mladen Slijepcevic, Carles Hernández, Jaume Abella, Francisco J. Cazorla:
Time-Randomized Wormhole NoCs for Critical Applications. ACM J. Emerg. Technol. Comput. Syst. 15(1): 3:1-3:23 (2019) - [j15]Pedro Benedicte, Carles Hernández, Jaume Abella, Francisco J. Cazorla:
Locality-aware cache random replacement policies. J. Syst. Archit. 93: 48-61 (2019) - 2018
- [j14]Francisco J. Cazorla, Jaume Abella, Enrico Mezzetti, Carles Hernández, Tullio Vardanega, Guillem Bernat:
Reconciling Time Predictability and Performance in Future Computing Systems. IEEE Des. Test 35(2): 48-56 (2018) - [j13]Sergi Alcaide, Leonidas Kosmidis, Hamid Tabani, Carles Hernández, Jaume Abella, Francisco J. Cazorla:
Safety-Related Challenges and Opportunities for GPUs in the Automotive Domain. IEEE Micro 38(6): 46-55 (2018) - [j12]Jordi Cardona, Carles Hernández, Jaume Abella, Francisco J. Cazorla:
EOmesh: Combined Flow Balancing and Deterministic Routing for Reduced WCET Estimates in Embedded Real-Time Systems. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(11): 2451-2461 (2018) - [j11]Irune Agirre, Francisco J. Cazorla, Jaume Abella, Carles Hernández, Enrico Mezzetti, Mikel Azkarate-askatsua, Tullio Vardanega:
Fitting Software Execution-Time Exceedance into a Residual Random Fault in ISO-26262. IEEE Trans. Reliab. 67(3): 1314-1327 (2018) - 2017
- [j10]Milos Panic, Jaume Abella, Eduardo Quiñones, Carles Hernández, Theo Ungerer, Francisco J. Cazorla:
Adapting TDMA arbitration for measurement-based probabilistic timing analysis. Microprocess. Microsystems 52: 188-201 (2017) - 2016
- [j9]Leonidas Kosmidis, Eduardo Quiñones, Jaume Abella, Tullio Vardanega, Carles Hernández, Andrea Gianarro, Ian Broster, Francisco J. Cazorla:
Fitting processor architectures for measurement-based probabilistic timing analysis. Microprocess. Microsystems 47: 287-302 (2016) - [j8]Theo Ungerer, Christian Bradatsch, Martin Frieb, Florian Kluge, Jörg Mische, Alexander Stegmeier, Ralf Jahr, Mike Gerdes, Pavel G. Zaykov, Lucie Matusova, Zai Jian Jia Li, Zlatko Petrov, Bert Böddeker, Sebastian Kehr, Hans Regler, Andreas Hugl, Christine Rochange, Haluk Ozaktas, Hugues Cassé, Armelle Bonenfant, Pascal Sainrat, Nick Lay, David George, Ian Broster, Eduardo Quiñones, Milos Panic, Jaume Abella, Carles Hernández, Francisco J. Cazorla, Sascha Uhrig, Mathias Rohde, Arthur Pyka:
Parallelizing Industrial Hard Real-Time Applications for the parMERASA Multicore. ACM Trans. Embed. Comput. Syst. 15(3): 53:1-53:27 (2016) - 2015
- [j7]Antoni Roca, Carles Hernández, Mario Lodde, José Flich:
Area-efficient snoopy-aware NoC design for high-performance chip multiprocessor systems. Comput. Electr. Eng. 45: 374-385 (2015) - [j6]Carles Hernández, Jaume Abella:
Timely Error Detection for Effective Recovery in Light-Lockstep Automotive Systems. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 34(11): 1718-1729 (2015) - 2013
- [j5]Antoni Roca, Carles Hernández, José Flich, Federico Silla, José Duato:
Silicon-aware distributed switch architecture for on-chip networks. J. Syst. Archit. 59(7): 505-515 (2013) - 2012
- [j4]Carles Hernández, Antoni Roca, Federico Silla, José Flich, José Duato:
On the Impact of Within-Die Process Variation in GALS-Based NoC Performance. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(2): 294-307 (2012) - 2011
- [j3]Carles Hernández, Antoni Roca, José Flich, Federico Silla, José Duato:
Fault-Tolerant Vertical Link Design for Effective 3D Stacking. IEEE Comput. Archit. Lett. 10(2): 41-44 (2011) - [j2]Alessandro Strano, Carles Hernández, Federico Silla, Davide Bertozzi:
Self-Calibrating Source Synchronous Communication for Delay Variation Tolerant GALS Network-on-Chip Design. Int. J. Embed. Real Time Commun. Syst. 2(4): 1-20 (2011) - [j1]Carles Hernández, Antoni Roca, José Flich, Federico Silla, José Duato:
Characterizing the impact of process variation on 45 nm NoC-based CMPs. J. Parallel Distributed Comput. 71(5): 651-663 (2011)
Conference and Workshop Papers
- 2024
- [c67]Vatistas Kostalabros, Jordi Ribes-González, Oriol Farràs, Miquel Moretó, Carles Hernández:
A Safety-Critical, RISC-V SoC Integrated and ASIC-Ready Classic McEliece Accelerator. ARC 2024: 282-295 - 2023
- [c66]Xabier Iturbe, Nassim Abderrahmane, Jaume Abella, Sergi Alcaide, Eric Beyne, Henri-Pierre Charles, Christelle Charpin-Nicolle, Lars Chittka, Angélica Dávila, Arne Erdmann, Carles Estrada, Ander Fernández, Anna Fontanelli, José Flich, Gianluca Furano, Alejandro Hernán Gloriani, Erik Isusquiza, Radu Grosu, Carles Hernández, Daniele Ielmini, David Jackson, Maha Kooli, Nicola Lepri, Bernabé Linares-Barranco, Jean-Loup Lachese, Eric Laurent, Menno Lindwer, Frank Linsenmaier, Mikel Luján, Karel Masarík, Nele Mentens, Orlando Moreira, Chinmay Nawghane, Luca Peres, Jean-Philippe Noel, Arash Pourtaherian, Christoph Posch, Peter Priller, Zdenek Prikryl, Felix Resch, Oliver Rhodes, Todor P. Stefanov, Moritz Storring, Michele Taliercio, Rafael Tornero, Marcel D. van de Burgwal, Geert Van der Plas, Elisa Vianello, Pavel Zaykov:
NimbleAI: Towards Neuromorphic Sensing-Processing 3D-integrated Chips. DATE 2023: 1-6 - [c65]Ilya Tuzov, David de Andrés, Juan-Carlos Ruiz-Garcia, Carles Hernández:
BAFFI: a bit-accurate fault injector for improved dependability assessment of FPGA prototypes. DATE 2023: 1-6 - [c64]Jens Anders, Pablo Andreu, Bernd Becker, Steffen Becker, Riccardo Cantoro, Nikolaos Ioannis Deligiannis, Nourhan Elhamawy, Tobias Faller, Carles Hernández, Nele Mentens, Mahnaz Namazi Rizi, Ilia Polian, Abolfazl Sajadi, Matthias Sauer, Denis Schwachhofer, Matteo Sonza Reorda, Todor Stefanov, Ilya Tuzov, Stefan Wagner, Nusa Zidaric:
A Survey of Recent Developments in Testability, Safety and Security of RISC-V Processors. ETS 2023: 1-10 - 2022
- [c63]Laura Medina, Salva Carrion, Pablo Andreu, Tomás Picornell, José Flich, Carles Hernández, Michael Sandoval, Markel Sainz, Charles-Alexis Lefebvre, Martin Rönnbäck, Martin Matschnig, Matthias Wess, Herbert Taucher:
The SELENE Deep Learning Acceleration Framework for Safety-related Applications. DATE 2022: 636-639 - [c62]Guillem Cabo, Sergi Alcaide, Carles Hernández, Pedro Benedicte, Francisco Bas, Fabio Mazzocchetti, Jaume Abella:
SafeSU-2: a Safe Statistics Unit for Space MPSoCs. DATE 2022: 1085-1086 - [c61]Guillem Cabo, Gerard Candón, Xavier Carril, Max Doblas, Marc Domínguez, Alberto González, César Hernández, Víctor Jiménez, Vatistas Kostalampros, Rubén Langarita, Neiel Leyva, Guillem López-Paradís, Jonnatan Mendoza, Francesco Minervini, Julián Pavón, Cristóbal Ramírez, Narcís Rodas, Enrico Reggiani, Mario Rodríguez, Carlos Rojas, Abraham Ruiz, Víctor Soria, Alejandro Suanes, Iván Vargas, Roger Figueras, Pau Fontova, Joan Marimon, Víctor Montabes, Adrián Cristal, Carles Hernández, Ricardo Martínez, Miquel Moretó, Francesc Moll, Oscar Palomar, Marco A. Ramírez, Antonio Rubio, Jordi Sacristán, Francisco Serra-Graells, Nehir Sönmez, Lluís Terés, Osman S. Unsal, Mateo Valero, Luís Villa:
DVINO: A RISC-V Vector Processor Implemented in 65nm Technology. DCIS 2022: 1-6 - [c60]José Flich, Laura Medina, Izan Catalán, Carles Hernández, Andrea Bragagnolo, Fabrice Auzanneau, David Briand:
Efficient Inference Of Image-Based Neural Network Models In Reconfigurable Systems With Pruning And Quantization. ICIP 2022: 2491-2495 - 2021
- [c59]José Flich, Rafael Tornero, David Rodriguez, Davide Russo, José Maria Martínez, Carles Hernández:
From a FPGA Prototyping Platform to a Computing Platform: The MANGO Experience. DATE 2021: 7-12 - [c58]Jaume Abella, Sergi Alcaide, Jens Anders, Francisco Bas, Steffen Becker, Elke De Mulder, Nourhan Elhamawy, Frank K. Gürkaynak, Helena Handschuh, Carles Hernández, Michael Hutter, Leonidas Kosmidis, Ilia Polian, Matthias Sauer, Stefan Wagner, Francesco Regazzoni:
Security, Reliability and Test Aspects of the RISC-V Ecosystem. ETS 2021: 1-10 - [c57]Guillem Cabo, Francisco Bas, Ruben Lorenzo, David Trilla, Sergi Alcaide, Miquel Moretó, Carles Hernández, Jaume Abella:
SafeSU: an Extended Statistics Unit for Multicore Timing Interference. ETS 2021: 1-4 - [c56]Vatistas Kostalabros, Jordi Ribes-González, Oriol Farràs, Miquel Moretó, Carles Hernández:
HLS-Based HW/SW Co-Design of the Post-Quantum Classic McEliece Cryptosystem. FPL 2021: 52-59 - [c55]Ilya Tuzov, Pablo Andreu, Laura Medina, Tomás Picornell, Antonio Robles, Pedro López, José Flich, Carles Hernández:
Improving the Robustness of Redundant Execution with Register File Randomization. ICCAD 2021: 1-9 - 2020
- [c54]Jaume Abella, Calvin Bulla, Guillem Cabo, Francisco J. Cazorla, Adrián Cristal, Max Doblas, Roger Figueras, Alberto González, Carles Hernández, César Hernández, Víctor Jiménez, Leonidas Kosmidis, Vatistas Kostalabros, Rubén Langarita, Neiel Leyva, Guillem López-Paradís, Joan Marimon, Ricardo Martínez, Jonnatan Mendoza, Francesc Moll, Miquel Moretó, Julián Pavón, Cristóbal Ramírez, Marco Antonio Ramírez, Carlos Rojas Morales, Antonio Rubio, Abraham Ruiz, Nehir Sönmez, Víctor Soria, Lluís Terés, Osman S. Unsal, Mateo Valero, Iván Vargas Valdivieso, Luís Villa:
An Academic RISC-V Silicon Implementation Based on Open-Source Components. DCIS 2020: 1-6 - [c53]Sergi Alcaide, Leonidas Kosmidis, Carles Hernández, Jaume Abella:
Software-only based Diverse Redundancy for ASIL-D Automotive Applications on Embedded HPC Platforms. DFT 2020: 1-4 - [c52]Carles Hernández, José Flich, Roberto Paredes, Charles-Alexis Lefebvre, Imanol Allende, Jaume Abella, David Trillin, Martin Matschnig, Bernhard Fischer, Konrad Schwarz, Jan Kiszka, Martin Rönnbäck, Johan Klockars, Nicholas Mc Guire, Franz Rammerstorfer, Christian Schwarzl, Franck Wartel, Dierk Lüdemann, Mikel Labayen:
SELENE: Self-Monitored Dependable Platform for High-Performance Safety-Critical Systems. DSD 2020: 370-377 - [c51]Sergi Alcaide Portet, Leonidas Kosmidis, Carles Hernández, Jaume Abella:
Software-Only Triple Diverse Redundancy on GPUs for Autonomous Driving Platforms. DSN (Supplements) 2020: 82-88 - [c50]Carles Hernández, Jaume Abella, Mikel Azkarate-askasua, Roman Obermaisser:
Workshop on High-performance Computing Platforms for Dependable Autonomous Systems. DSN Workshops 2020: xii - [c49]José Flich, Carles Hernández, Eduardo Quiñones, Roberto Paredes:
Distributed Training on a Highly Heterogeneous HPC System. SAMOS 2020: 359-370 - 2019
- [c48]Pedro Benedicte, Jaume Abella, Carles Hernández, Enrico Mezzetti, Francisco J. Cazorla:
Towards limiting the impact of timing anomalies in complex real-time processors. ASP-DAC 2019: 27-32 - [c47]Tomás Picornell, José Flich, Carles Hernández, José Duato:
DCFNoC: A Delayed Conflict-Free Time Division Multiplexing Network on Chip. DAC 2019: 95 - [c46]Jordi Cardona, Carles Hernández, Jaume Abella, Francisco J. Cazorla:
Maximum-Contention Control Unit (MCCU): Resource Access Count and Contention Time Enforcement. DATE 2019: 710-715 - [c45]Pedro Benedicte, Carles Hernández, Jaume Abella, Francisco J. Cazorla:
LAEC: Look-Ahead Error Correction Codes in Embedded Processors L1 Data Cache. DATE 2019: 818-823 - [c44]Sergi Alcaide, Leonidas Kosmidis, Carles Hernández, Jaume Abella:
High-Integrity GPU Designs for Critical Real-Time Automotive Systems. DATE 2019: 824-829 - [c43]Giovanni Agosta, William Fornaciari, David Atienza, Ramon Canal, Alessandro Cilardo, José Flich, Carles Hernández, Michal Kulczewski, Giuseppe Massari, Rafael Tornero Gavilá, Marina Zapater:
Challenges in Deeply Heterogeneous High Performance Systems. DSD 2019: 428-435 - [c42]David Trilla, Carles Hernández, Jaume Abella, Francisco J. Cazorla:
An Approach for Detecting Power Peaks During Testing and Breaking Systematic Pathological Behavior. DSD 2019: 538-545 - [c41]David Trilla, Carles Hernández, Jaume Abella, Francisco J. Cazorla:
Modeling the Impact of Process Variations in Worst-Case Energy Consumption Estimation. DSD 2019: 601-605 - [c40]Sergi Alcaide, Leonidas Kosmidis, Carles Hernández, Jaume Abella:
Software-only Diverse Redundancy on GPUs for Autonomous Driving Platforms. IOLTS 2019: 90-96 - 2018
- [c39]David Trilla, Carles Hernández, Jaume Abella, Francisco J. Cazorla:
Cache side-channel attacks and time-predictability in high-performance critical real-time systems. DAC 2018: 98:1-98:6 - [c38]Pedro Benedicte, Carles Hernández, Jaume Abella, Francisco J. Cazorla:
Design and integration of hierarchical-placement multi-level caches for real-time systems. DATE 2018: 455-460 - [c37]Pedro Benedicte, Carles Hernández, Jaume Abella, Francisco J. Cazorla:
HWP: Hardware Support to Reconcile Cache Energy, Complexity, Performance and WCET Estimates in Multicore Real-Time Systems. ECRTS 2018: 3:1-3:22 - [c36]Jordi Cardona, Carles Hernández, Enrico Mezzetti, Jaume Abella, Francisco J. Cazorla:
NoCo: ILP-Based Worst-Case Contention Estimation for Mesh Real-Time Manycores. RTSS 2018: 265-276 - [c35]Pedro Benedicte, Carles Hernández, Jaume Abella, Francisco J. Cazorla:
RPR: a random replacement policy with limited pathological replacements. SAC 2018: 593-600 - [c34]William Fornaciari, Giovanni Agosta, David Atienza, Carlo Brandolese, Leila Cammoun, Luca Cremona, Alessandro Cilardo, Albert Farrés, José Flich, Carles Hernández, Michal Kulchewski, Simone Libutti, José Maria Martínez, Giuseppe Massari, Ariel Oleksiak, Anna Pupykina, Federico Reghenzani, Rafael Tornero, Michele Zanella, Marina Zapater, Davide Zoni:
Reliable power and time-constraints-aware predictive management of heterogeneous exascale systems. SAMOS 2018: 187-194 - 2017
- [c33]Enrique Díaz, Mikel Fernández, Leonidas Kosmidis, Enrico Mezzetti, Carles Hernández, Jaume Abella, Francisco J. Cazorla:
MC2: Multicore and Cache Analysis via Deterministic and Probabilistic Jitter Bounding. Ada-Europe 2017: 102-118 - [c32]Sergi Alcaide, Carles Hernández, Antoni Roca, Jaume Abella:
DIMP: A Low-Cost Diversity Metric Based on Circuit Path Analysis. DAC 2017: 45:1-45:6 - [c31]Mikel Fernández, David Morales, Leonidas Kosmidis, Alen Bardizbanyan, Ian Broster, Carles Hernández, Eduardo Quiñones, Jaume Abella, Francisco J. Cazorla, Paulo Machado, Luca Fossati:
Probabilistic timing analysis on time-randomized platforms for the space domain. DATE 2017: 738-739 - [c30]Mladen Slijepcevic, Carles Hernández, Jaume Abella, Francisco J. Cazorla:
Design and implementation of a fair credit-based bandwidth sharing scheme for buses. DATE 2017: 926-929 - [c29]Mladen Slijepcevic, Carles Hernández, Jaume Abella, Francisco J. Cazorla:
Boosting Guaranteed Performance in Wormhole NoCs with Probabilistic Timing Analysis. DSD 2017: 440-444 - [c28]Carles Hernández, Jaume Abella, Francisco J. Cazorla, Alen Bardizbanyan, Jan Andersson, Fabrice Cros, Franck Wartel:
Design and Implementation of a Time Predictable Processor: Evaluation With a Space Case Study. ECRTS 2017: 16:1-16:23 - [c27]Enrico Mezzetti, Jaume Abella, Carles Hernández, Francisco J. Cazorla:
Work-in-Progress Paper: An Analysis of the Impact of Dependencies on Probabilistic Timing Analysis and Task Scheduling. RTSS 2017: 357-359 - [c26]David Trilla, Carles Hernández, Jaume Abella, Francisco J. Cazorla:
Modelling bus contention during system early design stages. SIES 2017: 1-8 - 2016
- [c25]Carles Hernández, Jaume Abella, Andrea Gianarro, Jan Andersson, Francisco J. Cazorla:
Random modulo: a new processor cache design for real-time critical systems. DAC 2016: 29:1-29:6 - [c24]Milos Panic, Carles Hernández, Jaume Abella, Antoni Roca, Eduardo Quiñones, Francisco J. Cazorla:
Improving performance guarantees in wormhole mesh NoC designs. DATE 2016: 1485-1488 - [c23]Francisco J. Cazorla, Jaume Abella, Jan Andersson, Tullio Vardanega, Francis Vatrinet, Iain Bate, Ian Broster, Mikel Azkarate-askasua, Franck Wartel, Liliana Cucu, Fabrice Cros, Glenn Farrall, Adriana Gogonel, Andrea Gianarro, Benoit Triquet, Carles Hernández, Code Lo, Cristian Maxim, David Morales, Eduardo Quiñones, Enrico Mezzetti, Leonidas Kosmidis, Irune Agirre, Mikel Fernández, Mladen Slijepcevic, Philippa Conmy, Walid Talaboulma:
PROXIMA: Improving Measurement-Based Timing Analysis through Randomisation and Probabilistic Analysis. DSD 2016: 276-285 - [c22]Mladen Slijepcevic, Mikel Fernández, Carles Hernández, Jaume Abella, Eduardo Quiñones, Francisco J. Cazorla:
pTNoC: Probabilistically Time-Analyzable Tree-Based NoC for Mixed-Criticality Systems. DSD 2016: 404-412 - [c21]David Trilla, Carles Hernández, Jaume Abella, Francisco J. Cazorla:
Resilient random modulo cache memories for probabilistically-analyzable real-time systems. IOLTS 2016: 27-32 - [c20]Jaime Espinosa, Carles Hernández, Jaume Abella:
Modeling RTL fault models behavior to increase the confidence on TSIM-based fault injection. IOLTS 2016: 60-65 - [c19]Milos Panic, Carles Hernández, Eduardo Quiñones, Jaume Abella, Francisco J. Cazorla:
Modeling High-Performance Wormhole NoCs for Critical Real-Time Embedded Systems. RTAS 2016: 267-278 - 2015
- [c18]Jaime Espinosa, Carles Hernández, Jaume Abella, David de Andrés, Juan-Carlos Ruiz-Garcia:
Analysis and RTL correlation of instruction set simulators for automotive microcontroller robustness verification. DAC 2015: 40:1-40:6 - [c17]Carles Hernández, Jaume Abella:
Low-cost checkpointing in automotive safety-relevant systems. DATE 2015: 91-96 - [c16]Milos Panic, Jaume Abella, Carles Hernández, Eduardo Quiñones, Theo Ungerer, Francisco J. Cazorla:
Enabling TDMA Arbitration in the Context of MBPTA. DSD 2015: 462-469 - [c15]Irune Agirre, Mikel Azkarate-askasua, Carles Hernández, Jaume Abella, Jon Pérez, Tullio Vardanega, Francisco J. Cazorla:
IEC-61508 SIL 3 Compliant Pseudo-Random Number Generators for Probabilistic Timing Analysis. DSD 2015: 677-684 - [c14]Milos Panic, Eduardo Quiñones, Carles Hernández, Jaume Abella, Francisco J. Cazorla:
CAP: Communication-Aware Allocation Algorithm for Real-Time Parallel Applications on Many-Cores. DSD 2015: 685-692 - [c13]Jaime Espinosa, Carles Hernández, Jaume Abella:
Characterizing fault propagation in safety-critical processor designs. IOLTS 2015: 144-149 - [c12]Jaume Abella, Carles Hernández, Eduardo Quiñones, Francisco J. Cazorla, Philippa Ryan Conmy, Mikel Azkarate-askasua, Jon Pérez, Enrico Mezzetti, Tullio Vardanega:
WCET analysis methods: Pitfalls and challenges on their trustworthiness. SIES 2015: 39-48 - 2014
- [c11]Carles Hernández, Jaume Abella:
LiVe: Timely Error Detection in Light-Lockstep Safety Critical Systems. DAC 2014: 25:1-25:6 - [c10]Milos Panic, Eduardo Quiñones, Pavel G. Zaykov, Carles Hernández, Jaume Abella, Francisco J. Cazorla:
Parallel many-core avionics systems. EMSOFT 2014: 26:1-26:10 - 2012
- [c9]Carles Hernández, Federico Silla, José Duato:
Addressing Link Degradation in NoC-Based ULSI Designs. Euro-Par Workshops 2012: 327-336 - [c8]Antoni Roca, Carles Hernández, José Flich, Federico Silla, José Duato:
Enabling High-Performance Crossbars through a Floorplan-Aware Design. ICPP 2012: 269-278 - 2011
- [c7]Antoni Roca, Carles Hernández, José Flich, Federico Silla, José Duato:
A Distributed Switch Architecture for On-Chip Networks. ICPP 2011: 21-30 - [c6]Carles Hernández, Federico Silla, José Duato:
Energy and Performance Efficient Thread Mapping in NoC-Based CMPs under Process Variations. ICPP 2011: 41-50 - 2010
- [c5]Carles Hernández, Federico Silla, José Duato:
A methodology for the characterization of process variation in NoC links. DATE 2010: 685-690 - [c4]Alessandro Strano, Carles Hernández, Federico Silla, Davide Bertozzi:
Process variation and layout mismatch tolerant design of source synchronous links for GALS networks-on-chip. SoC 2010: 43-48 - [c3]Carles Hernández, Antoni Roca, Federico Silla, José Flich, José Duato:
Improving the Performance of GALS-Based NoCs in the Presence of Process Variation. NOCS 2010: 35-42 - 2009
- [c2]Carles Hernández, Federico Silla, Vicente Santonja, José Duato:
A new mechanism to deal with process variability in NoC links. IPDPS 2009: 1-11 - [c1]Samuel Rodrigo, Carles Hernández, José Flich, Federico Silla, José Duato, Simone Medardoni, Davide Bertozzi, Andres Mejia, Donglai Dai:
Yield-oriented evaluation methodology of network-on-chip routing implementations. SoC 2009: 100-105
Informal and Other Publications
- 2022
- [i3]Pablo Andreu, Carles Hernández, Tomás Picornell, Pedro López, Sergi Alcaide, Francisco Bas, Pedro Benedicte, Guillem Cabo, Feng Chang, Francisco Fuentes, Jaume Abella:
End-to-End QoS for the Open Source Safety-Relevant RISC-V SELENE Platform. CoRR abs/2210.04683 (2022) - [i2]Jordi Ribes-González, Oriol Farràs, Carles Hernández, Vatistas Kostalabros, Miquel Moretó:
A Security Model for Randomization-based Protected Caches. IACR Cryptol. ePrint Arch. 2022: 440 (2022) - 2021
- [i1]Giovanni Agosta, William Fornaciari, David Atienza, Ramon Canal, Alessandro Cilardo, José Flich Cardo, Carles Hernández Luz, Michal Kulczewski, Giuseppe Massari, Rafael Tornero Gavilá, Marina Zapater:
The RECIPE Approach to Challenges in Deeply Heterogeneous High Performance Systems. CoRR abs/2103.03044 (2021)
Coauthor Index
[j30] [j26] [j24] [j23] [j21] [j18] [j17] [j16] [j15] [j14] [j13] [j12] [j11] [j10] [j9] [j8] [j6] [c66] [c62] [c58] [c57] [c54] [c53] [c52] [c51] [c50] [c48] [c46] [c45] [c44] [c42] [c41] [c40] [c39] [c38] [c37] [c36] [c35] [c33] [c32] [c31] [c30] [c29] [c28] [c27] [c26] [c25] [c24] [c23] [c22] [c21] [c20] [c19] [c18] [c17] [c16] [c15] [c14] [c13] [c12] [c11] [c10] [i3]
Sergi Alcaide
aka: Sergi Alcaide Portet
aka: Sergi Alcaide Portet
José Flich
aka: José Flich Cardo
aka: José Flich Cardo
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2025-07-02 19:24 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
