![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
IEEE Computer Architecture Letters, Volume 10
Volume 10, Number 1, January - June 2011
- Kevin Skadron
:
Editorial: Letter from the Editor-in-Chief. 1-3 - Hans Vandierendonck
, André Seznec
:
Fairness Metrics for Multi-Threaded Processors. 4-7 - Jie Tang, Shaoshan Liu, Zhimin Gu, Chen Liu
, Jean-Luc Gaudiot:
Prefetching in Embedded Mobile Systems Can Be Energy-Efficient. 8-11 - Omer Khan, Mieszko Lis, Yildiz Sinangil, Srinivas Devadas:
DCC: A Dependable Cache Coherence Multicore Architecture. 12-15 - Paul Rosenfeld, Elliott Cooper-Balis, Bruce L. Jacob:
DRAMSim2: A Cycle Accurate Memory System Simulator. 16-19 - Chunyang Gou, Georgi Gaydadjiev
:
Exploiting SPMD Horizontal Locality. 20-23 - Xiaoqun Wang, Zhen Ji, Chen Fu, Ming Hu:
GCMS: A Global Contention Management Scheme in Hardware Transactional Memory. 24-27
Volume 10, Number 2, July - December 2011
- Jason Mars, Lingjia Tang, Robert Hundt:
Heterogeneity in "Homogeneous" Warehouse-Scale Computers: A Performance Opportunity. 29-32 - George Michelogiannakis
, Nan Jiang, Daniel Becker, William J. Dally:
Packet Chaining: Efficient Single-Cycle Allocation for On-Chip Networks. 33-36 - Chen-Han Ho, Garret Staus, Aaron Ullmer, Karu Sankaralingam:
Exploring the Interaction Between Device Lifetime Reliability and Security Vulnerabilities. 37-40 - Carles Hernández
, Antoni Roca, José Flich
, Federico Silla, José Duato
:
Fault-Tolerant Vertical Link Design for Effective 3D Stacking. 41-44 - Inseok Choi, Minshu Zhao, Xu Yang, Donald Yeung:
Experience with Improving Distributed Shared Cache Performance on Tilera's Tile Processor. 45-48 - Pablo Prieto
, Valentin Puente
, José-Ángel Gregorio
:
Multilevel Cache Modeling for Chip-Multiprocessor Systems. 49-52 - Kostas Siozios
, Dimitrios Rodopoulos, Dimitrios Soudris:
On Supporting Rapid Thermal Analysis. 53-56
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.