default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDWayne Wei-Ming Dai
Person information
- affiliation: University of California, Santa Cruz, USA
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2000 – 2009
- 2006
[c54]Fangyi Luo, Yongbo Jia, Wayne Wei-Ming Dai:
Yield-preferred via insertion based on novel geotopological technology. ASP-DAC 2006: 730-735- 2005
- [c53]Anru Wang, Wayne Wei-Ming Dai:
Area-IO DRAM/logic integration with system-in-a-package (SiP). ASP-DAC 2005: 893-896 - [c52]Anru Wang, Wayne Wei-Ming Dai:
Design and Analysis of Area-IO DRAM/Logic Integration with System-in-a-Package(SiP). ISQED 2005: 562-566 - 2004
- [j10]Xiaohai Wu, Xianlong Hong, Yici Cai, Zuying Luo, Chung-Kuan Cheng, Jun Gu, Wayne Wei-Ming Dai:
Area minimization of power distribution network using efficient nonlinear programming techniques. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 23(7): 1086-1094 (2004) - [c51]Hao Ji, Qingjian Yu, Wayne Wei-Ming Dai:
SPICE compatible circuit models for partial reluctance K. ASP-DAC 2004: 786-791 - [c50]Beibei Ren, Anru Wang, Joyopriya Bakshi, Kai Liu, Wei Li, Wayne Wei-Ming Dai:
A Domain-Specific Cell Based ASIC Design Methodology for Digital Signal Processing Applications. DATE 2004: 280-285 - 2003
- [j9]Shuo Zhang, Wayne Wei-Ming Dai:
TEG: a new post-layout optimization method. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 22(4): 446-456 (2003) - [c49]Michael X. Wang, Katsuharu Suzuki, Wayne Wei-Ming Dai:
Electrical and Thermal Analysis for System-in-a-Package (SiP) Implementation Platform. ISQED 2003: 229-234 - 2002
- [c48]Paul B. Morton, Wayne Wei-Ming Dai:
Crosstalk noise estimation for noise management. DAC 2002: 659-664 - [c47]Shuo Zhang, Wayne Wei-Ming Dai:
TEG: a new post-layout optimization method. ISPD 2002: 62-67 - 2001
- [c46]Hidetoshi Onodera, Andrew B. Kahng, Wayne Wei-Ming Dai, Sani R. Nassif, Juho Kim, Akira Tanabe, Toshihiro Hattori:
Beyond the red brick wall (panel): challenges and solutions in 50nm physical design. ASP-DAC 2001: 267-268 - [c45]Hao Ji, Anirudh Devgan, Wayne Wei-Ming Dai:
KSim: a stable and efficient RKC simulator for capturing on-chip inductance effect. ASP-DAC 2001: 379-384 - [c44]Xiaohai Wu, Xianlong Hong, Yici Cai, Chung-Kuan Cheng, Jun Gu, Wayne Wei-Ming Dai:
Area Minimization of Power Distribution Network Using Efficient Nonlinear Programming Techniques. ICCAD 2001: 153-157 - [c43]Minqing Liu, Tiejun Yu, Wayne Wei-Ming Dai:
Fast 3-D Inductance Extraction in Lossy Multi-Layer Substrate. ICCAD 2001: 424-429 - 2000
- [c42]Michael X. Wang, Katsuharu Suzuki, Wayne Wei-Ming Dai, Yee L. Low, Kevin J. O'Conner, King L. Tai:
Integration of large-scale FPGA and DRAM in a package using chip-on-chip technology. ASP-DAC 2000: 205-210 - [c41]Minqing Liu, Wayne Wei-Ming Dai:
Modeling and analysis of integrated spiral inductors for RF system-in-package. ASP-DAC 2000: 211-216 - [c40]Katsuharu Suzuki, Michael X. Wang, Zhao Fang, Wayne Wei-Ming Dai:
Design of C++ Class Library and Bit-Serial Compiler for Variable-Precision Datapath Synthesis on Adaptive Computing Systems. FCCM 2000: 339-340 - [c39]Anirudh Devgan, Hao Ji, Wayne Wei-Ming Dai:
How to Efficiently Capture On-Chip Inductance Effects: Introducing a New Circuit Element K. ICCAD 2000: 150-155
1990 – 1999
- 1999
- [c38]Paul B. Morton, Wayne Wei-Ming Dai:
An efficient sequential quadratic programming formulation of optimal wire spacing for cross-talk noise avoidance routing. ISPD 1999: 22-28 - 1998
- [c37]Jinsong Zhao, Wayne Wei-Ming Dai, Sharad Kapur, David E. Long:
Efficient Three-Dimensional Extraction Based on Static and Full-Wave Layered Green's Functions. DAC 1998: 224-229 - [c36]Maggie Zhiwei Kang, Wayne Wei-Ming Dai:
Arbitrary rectilinear block packing based on sequence pair. ICCAD 1998: 259-266 - [c35]Maggie Zhiwei Kang, Wayne Wei-Ming Dai:
Topology constrained rectilinear block packing for layout reuse. ISPD 1998: 179-186 - 1997
- [j8]Joe G. Xi, Wayne Wei-Ming Dai:
Useful-Skew Clock Routing with Gate Sizing for Low Power Design. J. VLSI Signal Process. 16(2-3): 163-179 (1997) - [c34]Maggie Zhiwei Kang, Wayne Wei-Ming Dai:
General floorplanning with L-shaped, T-shaped and soft blocks based on bounded slicing grid structure. ASP-DAC 1997: 265-270 - [c33]Tsuyoshi Isshiki, Wayne Wei-Ming Dai, Hiroaki Kunieda:
Bit-serial pipeline synthesis and layout for large-scale configurable systems. ASP-DAC 1997: 441-446 - [c32]Wayne Wei-Ming Dai:
Chip Parasitic Extraction and Signal Integrity Verification (Extended Abstract). DAC 1997: 717-719 - [c31]Wayne Wei-Ming Dai, Howard L. Kalter, Rob Roy, Wayne H. Wolf:
Critical technologies and methodologies for systems-on-chips (tutorial). ICCAD 1997 - [c30]Jeffrey Z. Su, Wayne Wei-Ming Dai:
Post-route optimization for improved yield using a rubber-band wiring model. ICCAD 1997: 700-706 - [c29]Maggie Zhiwei Kang, Wayne Wei-Ming Dai, Tom Dillinger, David P. LaPotin:
Delay bounded buffered tree construction for timing driven floorplanning. ICCAD 1997: 707-712 - 1996
- [j7]Qing Zhu, Wayne Wei-Ming Dai:
High-speed clock network sizing optimization based on distributed RC and lossy RLC interconnect models. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 15(9): 1106-1118 (1996) - [j6]Qing Zhu, Wayne Wei-Ming Dai:
Planar clock routing for high performance chip and package co-design. IEEE Trans. Very Large Scale Integr. Syst. 4(2): 210-226 (1996) - [c28]Weikai Sun, Wayne Wei-Ming Dai, Wei Hong II:
Fast Parameters Extraction of General Three-Dimension Interconnects Using Geometry Independent Measured Equation of Invariance. DAC 1996: 371-376 - [c27]Joe G. Xi, Wayne Wei-Ming Dai:
Useful-Skew Clock Routing With Gate Sizing for Low Power Design. DAC 1996: 383-388 - [c26]Tsuyoshi Isshiki, Wayne Wei-Ming Dai:
Bit-serial pipeline synthesis for multi-FPGA systems with C++ design capture. FCCM 1996: 38-47 - [c25]Joel Darnauer, Wayne Wei-Ming Dai:
A Method for Generating Random Circuits and Its Application to Routability Measurement. FPGA 1996: 66-72 - [c24]Joe G. Xi, Wayne Wei-Ming Dai:
Jitter-tolerant clock routing in two-phase synchronous systems. ICCAD 1996: 316-320 - [c23]Wei Hong II, Weikai Sun, Zhenhai Zhu, Hao Ji, Ben Song, Wayne Wei-Ming Dai:
A novel dimension reduction technique for the capacitance extraction of 3D VLSI interconnects. ICCAD 1996: 381-386 - [c22]Man-Fai Yu, Joel Darnauer, Wayne Wei-Ming Dai:
Interchangeable pin routing with application to package layout. ICCAD 1996: 668-673 - 1995
- [c21]Man-Fai Yu, Wayne Wei-Ming Dai:
Pin assignment and routing on a single-layer Pin Grid Array. ASP-DAC 1995 - [c20]Joe G. Xi, Wayne Wei-Ming Dai:
Buffer Insertion and Sizing Under Process Variations for Low Power Clock Distribution. DAC 1995: 491-496 - [c19]Vijayshri Maheshwari, Joel Darnauer, John Ramirez, Wayne Wei-Ming Dai:
Design of FPGAs with Area I/O for Field Programmable MCM. FPGA 1995: 17-23 - [c18]Tsuyoshi Isshiki, Wayne Wei-Ming Dai:
High-Level Bit-Serial Datapath Synthesis for Multi-FPGA Systems. FPGA 1995: 167-173 - [c17]Man-Fai Yu, Wayne Wei-Ming Dai:
Single-layer fanout routing and routability analysis for Ball Grid Arrays. ICCAD 1995: 581-586 - [c16]Haifang Liao, Wayne Wei-Ming Dai:
Partitioning and reduction of RC interconnect networks based on scattering parameter macromodels. ICCAD 1995: 704-709 - [c15]Jimmy Shinn-Hwa Wang, Wayne Wei-Ming Dai:
Transient analysis of coupled transmission lines characterized with the frequency-dependent losses using scattering-parameter based macromodel. ICCD 1995: 18-24 - [c14]Jimmy Shinn-Hwa Wang, Wayne Wei-Ming Dai:
Transformation of min-max optimization to least-square estimation and application to interconnect design optimization. ICCD 1995: 664-670 - 1994
- [c13]Tsuyoshi Isshiki, Wayne Wei-Ming Dai:
Hight-Performance Datapath Implementation on Field-Programmable Multi-Chip Module (FPMCM). FPL 1994: 373-384 - [c12]Haifang Liao, Wayne Wei-Ming Dai:
Capturing time-of-flight delay for transient analysis based on scattering parameter macromodel. ICCAD 1994: 412-417 - [c11]Jimmy Shinn-Hwa Wang, Wayne Wei-Ming Dai:
Optimal Design of Self-Damped Lossy Transmission Lines for Multichip Modules. ICCD 1994: 594-598 - 1993
- [j5]Wayne Wei-Ming Dai, Kwang-Ting (Tim) Cheng:
Guest Editor's Introduction. IEEE Des. Test Comput. 10(4): 7- (1993) - [j4]David Staepelaere, Jeffrey Jue, Tal Dayan, Wayne Wei-Ming Dai:
SURF: Rubber-Band Routing System for Multichip Modules. IEEE Des. Test Comput. 10(4): 18-26 (1993) - [c10]Haifang Liao, Wayne Wei-Ming Dai, Rui Wang, Fung-Yuel Chang:
S-Parameter Based Macro Model of Distributed-Lumped Networks Using Exponentially Decayed Polynomial Function. DAC 1993: 726-731 - [c9]Qing Zhu, Wayne Wei-Ming Dai, Joe G. Xi:
Optimal sizing of high-speed clock networks based on distributed RC and lossy transmission line models. ICCAD 1993: 628-633 - [c8]Haifang Liao, Rui Wang, Rajit Chandra, Wayne Wei-Ming Dai:
S-parameter based macro model of distributed-lumped networks using Pade approximation. ISCAS 1993: 2319-2322 - [c7]Wayne Wei-Ming Dai, Yoji Kajitani, Yorihiko Hirata:
Optimal single hop multiple bus networks. ISCAS 1993: 2541-2544 - 1992
- [c6]Qing Zhu, Wayne Wei-Ming Dai:
Perfect-balance planar clock routing with minimal path-length. ICCAD 1992: 473-476 - 1991
- [c5]Wayne Wei-Ming Dai, Tal Dayan, David Staepelaere:
Topological Routing in SURF: Generating a Rubber-Band sketch. DAC 1991: 39-44 - [c4]Wayne Wei-Ming Dai, Raymond Kong, Masao Sato:
Routability of a Rubber-Band Sketch. DAC 1991: 45-48 - 1990
- [c3]Wayne Wei-Ming Dai, Raymond Kong, Jeffrey Jue:
Rubber Band Routing and Dynamic Data Representation. ICCAD 1990: 52-55
1980 – 1989
- 1989
- [j3]Wayne Wei-Ming Dai:
Hierarchical placement and floorplanning in BEAR. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 8(12): 1335-1349 (1989) - 1988
- [c2]Bernhard Eschermann, Wayne Wei-Ming Dai, Ernest S. Kuh, Massoud Pedram:
Hierarchical placement for macrocells: a 'meet in the middle' approach. ICCAD 1988: 460-463 - 1987
- [j2]Wayne Wei-Ming Dai, Ernest S. Kuh:
Simultaneous Floor Planning and Global Routing for Hierarchical Building-Block Layout. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 6(5): 828-837 (1987) - [c1]Wayne Wei-Ming Dai, Masao Sato, Ernest S. Kuh:
A Dynamic and Efficient Representation of Building-Block Layout. DAC 1987: 376-384 - 1985
- [j1]Wayne Wei-Ming Dai, Tetsuo Asano, Ernest S. Kuh:
Routing Region Definition and Ordering Scheme for Building-Block Layout. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 4(3): 189-197 (1985)
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-24 23:14 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
