Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDAndreas Koch 0001
Person information
- affiliation: TU Darmstadt, Department of Computer Science, Germany
- affiliation: TU Braunschweig, Department of Computer Science, Germany
Other persons with the same name
- Andreas Koch — disambiguation page
- Andreas Koch 0002 — University of Hagen, Department of Computer Science
- Andreas Koch 0003 — University of Stuttgart, Institute of Parallel and Distributed Systems
- Andreas Koch 0004 — University of Salzburg, Department of Geography and Geology, Austria
- Andreas Koch 0005 — University of Kassel, Department of Computer Science and Electrical Engineering
- Andreas Koch 0006 — Institute for Applied Economic Research (IAW) at the University of Tübingen
- Andreas Koch 0007 — European Institute for Energy Research (EIFER), Karlsruhe, Germany
- Andreas Koch 0008 — University of Copenhagen, Institute of Economics, Denmark
- Andreas Koch 0009 — RWTH Aachen University, Institute for Textile Technology, Germany
- Andreas Koch 0010 — RWTH Aachen University, Germany
- Andreas Koch 0011 — Continental AG, Germany (and 1 more)
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2020 – today
- 2023
[j24]Andreas Koch, Wei Zhang:
Introduction to the Special Issue on FPT 2021. ACM Trans. Reconfigurable Technol. Syst. 16(2): 30:1-30:2 (2023)- [c125]Sajjad Tamimi, Arthur Bernhardt, Florian Stock, Ilia Petrov, Andreas Koch:
NVMulator: A Configurable Open-Source Non-volatile Memory Emulator for FPGAs. ARC 2023: 35-50 - [c124]Arthur Bernhardt
, Andreas Koch, Ilia Petrov:
pimDB: From Main-Memory DBMS to Processing-In-Memory DBMS-Engines on Intelligent Memories. DaMoN 2023: 44-52 - [c123]Florian Meisel, David Volz, Christoph Spang, Dat Tran, Andreas Koch:
TaPaFuzz - An FPGA-Accelerated Framework for RISC-V IoT Graybox Fuzzing. DASIP 2023: 82-94 - [c122]Leonardo Solis-Vasquez, Edward Mascarenhas, Andreas Koch:
Experiences Migrating CUDA to SYCL: A Molecular Docking Case Study. IWOCL 2023: 15:1-15:11 - [i4]Richard Sattel, Christoph Spang, Carsten Heinz, Andreas Koch:
PQC-HA: A Framework for Prototyping and In-Hardware Evaluation of Post-Quantum Cryptography Hardware Accelerators. CoRR abs/2308.06621 (2023) - 2022
- [j23]Lukas Weber, Tobias Vinçon, Christian Knödler, Leonardo Solis-Vasquez, Arthur Bernhardt, Ilia Petrov, Andreas Koch:
On the necessity of explicit cross-layer data formats in near-data processing systems. Distributed Parallel Databases 40(1): 27-45 (2022) - [j22]Leonardo Solis-Vasquez, Andreas F. Tillack, Diogo Santos-Martins, Andreas Koch, Scott LeGrand, Stefano Forli:
Benchmarking the performance of irregular computations in AutoDock-GPU molecular docking. Parallel Comput. 109: 102861 (2022) - [j21]Tobias Vinçon, Christian Knödler, Leonardo Solis-Vasquez, Arthur Bernhardt, Sajjad Tamimi, Lukas Weber, Florian Stock, Andreas Koch, Ilia Petrov:
Near-Data Processing in Database Systems on Native Computational Storage under HTAP Workloads. Proc. VLDB Endow. 15(10): 1991-2004 (2022) - [j20]Christoph Spang, Yannick Lavan, Marco Hartmann, Florian Meisel, Andreas Koch:
DExIE - An IoT-Class Hardware Monitor for Real-Time Fine-Grained Control-Flow Integrity. J. Signal Process. Syst. 94(7): 739-752 (2022) - [j19]Carsten Heinz, Andreas Koch:
On-Chip and Distributed Dynamic Parallelism for Task-based Hardware Accelerators. J. Signal Process. Syst. 94(9): 883-893 (2022) - [c121]David Volz, Christoph Spang, Andreas Koch:
IPEC: Open-Source Design Automation for Inter-Processing Element Communication. ARC 2022: 134-149 - [c120]Lukas Sommer, Cristian Axenie, Andreas Koch:
SPNC: An Open-Source MLIR-Based Compiler for Fast Sum-Product Network Inference on CPUs and GPUs. CGO 2022: 1-11 - [c119]Mihaela Damian, Julian Oppermann, Christoph Spang, Andreas Koch:
SCAIE-V: an open-source SCAlable interface for ISA extensions for RISC-V processors. DAC 2022: 169-174 - [c118]Tobias Vinçon, Christian Knödler, Arthur Bernhardt, Leonardo Solis-Vasquez, Lukas Weber, Andreas Koch, Ilia Petrov:
Result-Set Management for NDP Operations on Smart Storage. DaMoN 2022: 12:1-12:5 - [c117]Wolfgang Ecker, Peer Adelt, Wolfgang Müller, Reinhold Heckmann, Milos Krstic, Vladimir Herdt, Rolf Drechsler, Gerhard Angst, Ralf Wimmer, Andreas Mauderer, Rafael Stahl, Karsten Emrich, Daniel Mueller-Gritschneder, Bernd Becker, Philipp Scholl, Eyck Jentzsch, Jan Schlamelcher, Kim Grüttner, Paul Palomero Bernardo, Oliver Bringmann, Mihaela Damian, Julian Oppermann, Andreas Koch, Jörg Bormann, Johannes Partzsch, Christian Mayr, Wolfgang Kunz:
The Scale4Edge RISC-V Ecosystem. DATE 2022: 808-813 - [c116]Arthur Bernhardt, Sajjad Tamimi, Florian Stock, Tobias Vinçon, Andreas Koch, Ilia Petrov:
Cache-Coherent Shared Locking for Transactionally Consistent Updates in Near-Data Processing DBMS on Smart Storage. EDBT 2022: 2:424-2:428 - [c115]Sajjad Tamimi, Florian Stock, Andreas Koch, Arthur Bernhardt, Ilia Petrov:
An Evaluation of Using CCIX for Cache-Coherent Host-FPGA Interfacing. FCCM 2022: 1-9 - [c114]Babar Khan, Carsten Heinz, Andreas Koch:
DeLiBA: An Open-Source Hardware/Software Framework for the Development of Linux Block I/O Accelerators. FPL 2022: 183-191 - [c113]Torben Kalkhof, Andreas Koch:
Direct Device-to-Device Physical Page Migrations in Multi-FPGA Shared Virtual Memory Systems. FPL 2022: 225-234 - [c112]Arthur Bernhardt, Sajjad Tamimi, Tobias Vinçon, Christian Knödler, Florian Stock, Carsten Heinz, Andreas Koch, Ilia Petrov:
neoDBMS: In-situ Snapshots for Multi-Version DBMS on Native Computational Storage. ICDE 2022: 3170-3173 - [c111]Lukas Weber, Johannes Wirth, Lukas Sommer, Andreas Koch:
Exploiting High-Bandwidth Memory for FPGA-Acceleration of Inference on Sum-Product Networks. IPDPS Workshops 2022: 112-119 - 2021
- [j18]Leonardo Solis-Vasquez, Erich Focht, Andreas Koch:
Porting and Optimizing Molecular Docking onto the SX-Aurora TSUBASA Vector Computer. Supercomput. Front. Innov. 8(2): 27-42 (2021) - [j17]Dennis Wolf, Andreas Engel, Tajas Ruschke, Andreas Koch, Christian Hochberger:
UltraSynth: Insights of a CGRA Integration into a Control Engineering Environment. J. Signal Process. Syst. 93(5): 463-479 (2021) - [j16]Carsten Heinz, Jaco A. Hofmann, Jens Korinth, Lukas Sommer, Lukas Weber, Andreas Koch:
The TaPaSCo Open-Source Toolflow. J. Signal Process. Syst. 93(5): 545-563 (2021) - [c110]Johannes Wirth, Jaco A. Hofmann, Lasse Thostrup, Andreas Koch, Carsten Binnig:
Exploiting 3D Memory for Accelerated In-Network Processing of Hash Joins in Distributed Databases. ARC 2021: 18-32 - [c109]Carsten Heinz, Andreas Koch:
Supporting On-Chip Dynamic Parallelism for Task-Based Hardware Accelerators. ARC 2021: 81-92 - [c108]Lukas Sommer, Michael Halkenhäuser, Cristian Axenie, Andreas Koch:
SPNC: Accelerating Sum-Product Network Inference on CPUs and GPUs. ASAP 2021: 53-56 - [c107]Christian Knödler, Tobias Vinçon, Arthur Bernhardt, Ilia Petrov, Leonardo Solis-Vasquez, Lukas Weber, Andreas Koch:
A cost model for NDP-aware query optimization for KV-stores. DaMoN 2021: 12:1-12:5 - [c106]Christoph Spang, Yannick Lavan, Marco Hartmann, Florian Meisel, Andreas Koch:
DExIE - An IoT-Class Hardware Monitor for Real-Time Fine-Grained Control-Flow Integrity. DASIP 2021: 26-34 - [c105]Torben Kalkhof, Andreas Koch:
Efficient Physical Page Migrations in Shared Virtual Memory Reconfigurable Computing Systems. FPT 2021: 1-10 - [c104]Johannes Wirth, Jaco A. Hofmann, Lasse Thostrup, Carsten Binnig, Andreas Koch:
Scalable and Flexible High-Performance In-Network Processing of Hash Joins in Distributed Databases. FPT 2021: 1-9 - [c103]Marco Hartmann, Lukas Weber, Johannes Wirth, Lukas Sommer, Andreas Koch:
Optimizing a Hardware Network Stack to Realize an In-Network ML Inference Application. H2RC@SC 2021: 21-32 - [c102]Carsten Heinz, Andreas Koch:
Near-Data FPGA-Accelerated Processing of Collective and Inference Operations in Disaggregated Memory Systems. H2RC@SC 2021: 44-51 - [c101]Lukas Weber, Lukas Sommer, Leonardo Solis-Vasquez, Tobias Vinçon, Christian Knödler, Arthur Bernhardt, Ilia Petrov, Andreas Koch:
A Framework for the Automatic Generation of FPGA-based Near-Data Processing Accelerators in Smart Storage Systems. IPDPS Workshops 2021: 136-143 - [c100]Lukas Sommer, Cristian Axenie, Andreas Koch:
SPNC: Fast Sum-Product Network Inference. PKDD/ECML Workshops (1) 2021: 397-408 - [c99]Christoph Spang, Florian Meisel, Andreas Koch:
RT-LIFE: Portable RISC-V Interface for Real-Time Lightweight Security Enforcement. SAMOS 2021: 179-194 - [c98]Hanna Kruppe, Lukas Sommer, Lukas Weber, Julian Oppermann, Cristian Axenie, Andreas Koch:
Efficient Operator Sharing Modulo Scheduling for Sum-Product Network Inference on FPGAs. SAMOS 2021: 242-258 - [c97]Leonardo Solis-Vasquez, Erich Focht, Andreas Koch:
Mapping Irregular Computations for Molecular Docking to the SX-Aurora TSUBASA Vector Engine. IA3@SC 2021: 1-10 - 2020
- [j15]Tobias Vinçon, Lukas Weber, Arthur Bernhardt, Andreas Koch, Ilia Petrov, Christian Knödler, Sergey Hardock, Sajjad Tamimi, Christian Riegger:
nKV in Action: Accelerating KV-Stores on NativeComputational Storage with Near-Data Processing. Proc. VLDB Endow. 13(12): 2981-2984 (2020) - [c96]Scott LeGrand, Aaron Scheinberg, Andreas F. Tillack, Mathialakan Thavappiragasam, Josh Vincent Vermaas, Rupesh Agarwal, Jeff Larkin, Duncan Poole, Diogo Santos-Martins, Leonardo Solis-Vasquez, Andreas Koch, Stefano Forli, Oscar R. Hernandez, Jeremy C. Smith, Ada Sedova:
GPU-Accelerated Drug Discovery with Docking on the Summit Supercomputer: Porting, Optimization, and Application to COVID-19 Research. BCB 2020: 43:1-43:10 - [c95]Jens Huthmann, Artur Podobas, Lukas Sommer, Andreas Koch, Kentaro Sano:
Extending High-Level Synthesis with High-Performance Computing Performance Visualization. CLUSTER 2020: 371-380 - [c94]Tobias Vinçon, Arthur Bernhardt, Ilia Petrov, Lukas Weber, Andreas Koch:
nKV: near-data processing with KV-stores on native computational storage. DaMoN 2020: 10:1-10:11 - [c93]Lukas Sommer, Andreas Koch:
OpenMP Device Offloading for Embedded Heterogeneous Platforms - Work-in-Progress. EMSOFT 2020: 4-6 - [c92]Lukas Sommer, Lukas Weber, Martin Kumm, Andreas Koch:
Comparison of Arithmetic Number Formats for Inference in Sum-Product Networks on FPGAs. FCCM 2020: 75-83 - [c91]Tobias Vinçon, Arthur Bernhardt, Lukas Weber, Andreas Koch, Ilia Petrov:
On the Necessity of Explicit Cross-Layer Data Formats in Near-Data Processing Systems. ICDE Workshops 2020: 109-114 - [c90]Jens Huthmann, Lukas Sommer, Artur Podobas, Andreas Koch, Kentaro Sano:
OpenMP Device Offloading to FPGAs Using the Nymble Infrastructure. IWOMP 2020: 265-279 - [c89]Lukas Sommer, Florian Stock, Leonardo Solis-Vasquez, Andreas Koch:
Using Parallel Programming Models for Automotive Workloads on Heterogeneous Systems - a Case Study. PDP 2020: 17-21 - [c88]Leonardo Solis-Vasquez, Diogo Santos-Martins, Andreas Koch, Stefano Forli:
Evaluating the Energy Efficiency of OpenCL-accelerated AutoDock Molecular Docking. PDP 2020: 162-166 - [c87]Carsten Heinz, Jaco A. Hofmann, Lukas Sommer, Andreas Koch:
Improving Job Launch Rates in the TaPaSCo FPGA Middleware by Hardware/Software-Co-Design. ROSS@SC 2020: 22-30 - [c86]Leonardo Solis-Vasquez, Diogo Santos-Martins, Andreas F. Tillack, Andreas Koch, Jérôme Eberhardt, Stefano Forli:
Parallelizing Irregular Computations for Molecular Docking. IA3@SC 2020: 12-21
2010 – 2019
- 2019
- [j14]Lea El-Khoury, Diogo Santos-Martins, Sukanya Sasmal, Jérôme Eberhardt, Giulia Bianco, Francesca Alessandra Ambrosio, Leonardo Solis-Vasquez, Andreas Koch, Stefano Forli, David L. Mobley:
Comparison of affinity ranking using AutoDock-GPU and MM-GBSA scores for BACE-1 inhibitors in the D3R Grand Challenge 4. J. Comput. Aided Mol. Des. 33(12): 1011-1020 (2019) - [j13]Diogo Santos-Martins, Jérôme Eberhardt, Giulia Bianco, Leonardo Solis-Vasquez, Francesca Alessandra Ambrosio, Andreas Koch, Stefano Forli:
D3R Grand Challenge 4: prospective pose prediction of BACE1 ligands with AutoDock-GPU. J. Comput. Aided Mol. Des. 33(12): 1071-1081 (2019) - [j12]Julian Oppermann, Lukas Sommer, Andreas Koch:
SpExSim: assessing kernel suitability for C-based high-level hardware synthesis. J. Supercomput. 75(8): 4062-4077 (2019) - [j11]Julian Oppermann, Melanie Reuter-Oppermann, Lukas Sommer, Andreas Koch, Oliver Sinnen:
Exact and Practical Modulo Scheduling for High-Level Synthesis. ACM Trans. Reconfigurable Technol. Syst. 12(2): 8:1-8:26 (2019) - [c85]Tobias Vinçon, Sergey Hardock, Christian Riegger, Andreas Koch, Ilia Petrov:
nativeNDP: Processing Big Data Analytics on Native Storage Nodes. ADBIS 2019: 139-150 - [c84]Jaco A. Hofmann, Lasse Thostrup, Tobias Ziegler, Carsten Binnig, Andreas Koch:
High-Performance In-Network Data Processing. ADMS@VLDB 2019: 64-73 - [c83]Jens Korinth, Jaco A. Hofmann, Carsten Heinz, Andreas Koch:
The TaPaSCo Open-Source Toolflow for the Automated Composition of Task-Based Parallel Reconfigurable Computing Systems. ARC 2019: 214-229 - [c82]Dennis Wolf, Tajas Ruschke, Christian Hochberger, Andreas Engel, Andreas Koch:
UltraSynth: Integration of a CGRA into a Control Engineering Environment. ARC 2019: 247-261 - [c81]Robin Kruppe, Julian Oppermann, Lukas Sommer, Andreas Koch:
Extending LLVM for Lightweight SPMD Vectorization: Using SIMD and Vector Instructions Easily from Any Language. CGO 2019: 278-279 - [c80]Johannes Krude, Jaco A. Hofmann, Matthias Eichholz, Klaus Wehrle, Andreas Koch, Mira Mezini:
Online Reprogrammable Multi Tenant Switches. ENCP@CoNEXT 2019: 1-8 - [c79]Sergey Hardock, Andreas Koch, Tobias Vinçon, Ilia Petrov:
IPA-IDX: In-Place Appends for B-Tree Indices. DaMoN 2019: 18:1-18:3 - [c78]Lukas Sommer, Florian Stock, Leonardo Solis-Vasquez, Andreas Koch:
DAPHNE - An automotive benchmark suite for parallel programming models on embedded heterogeneous platforms: work-in-progress. EMSOFT Companion 2019: 4 - [c77]Julian Oppermann, Patrick Sittel, Martin Kumm, Melanie Reuter-Oppermann, Andreas Koch, Oliver Sinnen:
Design-Space Exploration with Multi-Objective Resource-Aware Modulo Scheduling. Euro-Par 2019: 170-183 - [c76]Ilia Petrov, Andreas Koch, Sergey Hardock, Tobias Vinçon, Christian Riegger:
Native Storage Techniques for Data Management. ICDE 2019: 2048-2051 - [c75]Julian Oppermann, Lukas Sommer, Lukas Weber, Melanie Reuter-Oppermann, Andreas Koch, Oliver Sinnen:
SkyCastle: A Resource-Aware Multi-Loop Scheduler for High-Level Synthesis. FPT 2019: 36-44 - [c74]Lukas Weber, Lukas Sommer, Julian Oppermann, Alejandro Molina, Kristian Kersting, Andreas Koch:
Resource-Efficient Logarithmic Number Scale Arithmetic for SPN Inference on FPGAs. FPT 2019: 251-254 - [c73]Carsten Heinz, Yannick Lavan, Jaco A. Hofmann, Andreas Koch:
A Catalog and In-Hardware Evaluation of Open-Source Drop-In Compatible RISC-V Softcore Processors. ReConFig 2019: 1-8 - [c72]Micha Ober, Jaco A. Hofmann, Lukas Sommer, Lukas Weber, Andreas Koch:
High-Throughput Multi-Threaded Sum-Product Network Inference in the Reconfigurable Cloud. H2RC@SC 2019: 26-33 - [e2]Christian Hochberger, Brent Nelson, Andreas Koch, Roger F. Woods, Pedro C. Diniz:
Applied Reconfigurable Computing - 15th International Symposium, ARC 2019, Darmstadt, Germany, April 9-11, 2019, Proceedings. Lecture Notes in Computer Science 11444, Springer 2019, ISBN 978-3-030-17226-8 [contents] - [r2]Ilia Petrov, Andreas Koch, Tobias Vinçon, Sergey Hardock, Christian Riegger:
Hardware-Assisted Transaction Processing: NVM. Encyclopedia of Big Data Technologies 2019 - [r1]Ilia Petrov, Tobias Vinçon, Andreas Koch, Julian Oppermann, Sergey Hardock, Christian Riegger:
Active Storage. Encyclopedia of Big Data Technologies 2019 - [i3]Tobias Vinçon, Andreas Koch, Ilia Petrov:
Moving Processing to Data: On the Influence of Processing in Memory on Data Management. CoRR abs/1905.04767 (2019) - 2018
- [c71]Björn Liebig, Julian Oppermann, Oliver Sinnen, Andreas Koch:
Improved High-Level Synthesis for Complex CellML Models. ARC 2018: 420-432 - [c70]Julian Oppermann, Sebastian Vollbrecht, Melanie Reuter-Oppermann, Oliver Sinnen, Andreas Koch:
GeMS: a generator for modulo scheduling problems: work in progress. CASES 2018: 7:1-7:3 - [c69]Tobias Vinçon, Sergej Hardock, Christian Riegger, Julian Oppermann, Andreas Koch, Ilia Petrov:
NoFTL-KV: TacklingWrite-Amplification on KV-Stores with Native Storage Management. EDBT 2018: 457-460 - [c68]Patrick Sittel, Martin Kumm, Julian Oppermann, Konrad Möller, Peter Zipf, Andreas Koch:
ILP-Based Modulo Scheduling and Binding for Register Minimization. FPL 2018: 265-271 - [c67]Julian Oppermann, Melanie Reuter-Oppermann, Lukas Sommer, Oliver Sinnen, Andreas Koch:
Dependence Graph Preprocessing for Faster Exact Modulo Scheduling in High-Level Synthesis. FPL 2018: 280-286 - [c66]Lukas Sommer, Julian Oppermann, Alejandro Molina, Carsten Binnig, Kristian Kersting, Andreas Koch:
Automatic Mapping of the Sum-Product Network Inference Problem to FPGA-Based Accelerators. ICCD 2018: 350-357 - 2017
- [c65]Lukas Sommer, Jens Korinth, Andreas Koch:
OpenMP device offloading to FPGA accelerators. ASAP 2017: 201-205 - [c64]Leonardo Solis-Vasquez, Andreas Koch:
A Performance and Energy Evaluation of OpenCL-accelerated Molecular Docking. IWOCL 2017: 3:1-3:11 - [c63]Andreas Engel, Andreas Koch:
Energy-efficient reconfiguration of flash-based FPGAs in heterogeneous wireless sensor nodes. ReConFig 2017: 1-8 - [c62]Lukas Sommer, Julian Oppermann, Jaco A. Hofmann, Andreas Koch:
Synthesis of interleaved multithreaded accelerators from OpenMP loops. ReConFig 2017: 1-7 - 2016
- [j10]Andreas Engel, Andreas Koch:
Heterogeneous Wireless Sensor Nodes that Target the Internet of Things. IEEE Micro 36(6): 8-15 (2016) - [c61]Julian Oppermann, Andreas Koch, Melanie Reuter-Oppermann, Oliver Sinnen:
ILP-based modulo scheduling for high-level synthesis. CASES 2016: 1:1-1:10 - [c60]Jaco A. Hofmann, Jens Korinth, Andreas Koch:
A Scalable High-Performance Hardware Architecture for Real-Time Stereo Vision by Semi-Global Matching. CVPR Workshops 2016: 845-853 - [c59]Björn Liebig, Andreas Koch:
High-level synthesis of resource-shared microarchitectures from irregular complex C-code. FPT 2016: 133-140 - [c58]Jaco A. Hofmann, Jens Korinth, Andreas Koch:
A scalable latency-insensitive architecture for FPGA-accelerated semi-global matching in stereo vision applications. ReConFig 2016: 1-8 - [c57]Julian Oppermann, Andreas Koch:
Detecting Kernels Suitable for C-Based High-Level Hardware Synthesis. UIC/ATC/ScalCom/CBDCom/IoP/SmartWorld 2016: 1157-1164 - 2015
- [j9]David de la Chevallerie, Jens Korinth, Andreas Koch:
ffLink: A Lightweight High-Performance Open-Source PCI Express Gen3 Interface for Reconfigurable Accelerators. SIGARCH Comput. Archit. News 43(4): 34-39 (2015) - [c56]Jens Korinth, David de la Chevallerie, Andreas Koch:
An Open-Source Tool Flow for the Composition of Reconfigurable Hardware Thread Pool Architectures. FCCM 2015: 195-198 - [c55]Julian Oppermann, Andreas Koch, Ting Yu, Oliver Sinnen:
Domain-specific optimisation for the high-level synthesis of CellML-based simulation accelerators. FPL 2015: 1-7 - [c54]Jens Huthmann, Andreas Koch:
Optimized high-level synthesis of SMT multi-threaded hardware accelerators. FPT 2015: 176-183 - [c53]Andreas Engel, Andreas Koch:
Accelerated clock drift estimation for high-precision wireless time-synchronization. LCN Workshops 2015: 627-635 - [c52]Andreas Engel, Andreas Koch, Thomas Siebel:
A heterogeneous system architecture for low-power wireless sensor nodes in compute-intensive distributed applications. LCN Workshops 2015: 636-644 - [i2]Jens Korinth, David de la Chevallerie, Andreas Koch:
ThreadPoolComposer - An Open-Source FPGA Toolchain for Software Developers. CoRR abs/1508.06821 (2015) - 2014
- [j8]Sascha Mühlbach, Andreas Koch:
A Reconfigurable Platform and Programming Tools for High-Level Network Applications Demonstrated as a Hardware Honeypot. IEEE J. Sel. Areas Commun. 32(10): 1919-1932 (2014) - [c51]Andreas Engel, Andreas Koch:
Hardware-Accelerated Data Compression in Low-Power Wireless Sensor Networks. ARC 2014: 167-178 - [c50]Christian Hochberger, Lukas Johannes Jung, Andreas Engel, Andreas Koch:
Synthilation: JIT-compilation of microinstruction sequences in AMIDAR processors. DASIP 2014: 1-6 - [c49]Thorsten Wink, Andreas Koch:
PHAT: A technology for prototyping parallel heterogeneous architectures. DASIP 2014: 1-8 - [c48]Jens Huthmann, Julian Oppermann, Andreas Koch:
Automatic high-level synthesis of multi-threaded hardware accelerators. FPL 2014: 1-4 - [c47]Björn Liebig, Andreas Koch:
Low-latency double-precision floating-point division for FPGAs. FPT 2014: 107-114 - [c46]David de la Chevallerie, Jens Korinth, Andreas Koch:
Integrating FPGA-based processing elements into a runtime for parallel heterogeneous computing. FPT 2014: 314-317 - [c45]Andreas Engel, Andreas Koch:
An energy-efficient wireless routing protocol for distributed structural health monitoring. WMNC 2014: 1-8 - 2013
- [c44]Björn Liebig, Jens Huthmann, Andreas Koch:
Architecture Exploration of High-Performance Floating-Point Fused Multiply-Add Units and their Automatic Use in High-Level Synthesis. IPDPS Workshops 2013: 134-143 - [c43]Florian Stock, Andreas Koch, Dietmar Hildenbrand:
FPGA-accelerated color edge detection using a Geometric-Algebra-to-Verilog compiler. ISSoC 2013: 1-6 - [c42]Jens Huthmann, Björn Liebig, Julian Oppermann, Andreas Koch:
Hardware/software co-compilation with the Nymble system. ReCoSoC 2013: 1-8 - 2012
- [j7]Sascha Mühlbach, Andreas Koch:
A Dynamically Reconfigured Multi-FPGA Network Platform for High-Speed Malware Collection. Int. J. Reconfigurable Comput. 2012: 342625:1-342625:14 (2012) - [j6]Andreas Koch, Roger F. Woods:
Preface - ARC. Microprocess. Microsystems 36(8): 587 (2012) - [j5]Sascha Mühlbach, Andreas Koch:
NetStage/DPR: A self-reconfiguring platform for active and passive network security operations. Microprocess. Microsystems 36(8): 632-643 (2012) - [j4]Benjamin Thielmann, Jens Huthmann, Andreas Koch:
Memory Latency Hiding by Load Value Speculation for Reconfigurable Computers. ACM Trans. Reconfigurable Technol. Syst. 5(3): 13:1-13:14 (2012) - [c41]