Google
Google Scholar
MS Academic
CiteSeerX
CORE
Semantic ScholarRajeev Alur
Person information
- affiliation: University of Pennsylvania, Philadelphia, PA, USA
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
showing all ?? records
2010 – today
- 2019
[j72]Rajeev Alur, Konstantinos Mamouras, Caleb Stanford:
Modular quantitative monitoring. PACMPL 3(POPL): 50:1-50:31 (2019)- 2018
- [j71]Rajeev Alur, Rishabh Singh, Dana Fisman, Armando Solar-Lezama:
Search-based program synthesis. Commun. ACM 61(12): 84-93 (2018) - [j70]Rajeev Alur, Salar Moarref, Ufuk Topcu:
Compositional and symbolic synthesis of reactive controllers for multi-agent systems. Inf. Comput. 261(Part): 616-633 (2018) - [j69]Houssam Abbas, Rajeev Alur, Konstantinos Mamouras, Rahul Mangharam, Alena Rodionova:
Real-Time Decision Policies With Predictable Performance. Proceedings of the IEEE 106(9): 1593-1615 (2018) - [j68]Yifei Yuan, Dong Lin, Siri Anil, Harsh Verma, Anirudh Chelluri, Rajeev Alur, Boon Thau Loo:
NetEgg: A Scenario-Based Programming Toolkit for SDN Policies. IEEE/ACM Trans. Netw. 26(5): 2104-2117 (2018) - [c193]Rajeev Alur, Konstantinos Mamouras, Caleb Stanford, Val Tannen:
Interfaces for Stream Processing Systems. Principles of Modeling 2018: 38-60 - [c192]Houssam Abbas, Rajeev Alur, Konstantinos Mamouras, Rahul Mangharam, Alena Rodionova:
Quantitative Regular Expressions for Monitoring Cardiac Arrhythmias. MT@CPSWeek 2018: 1-2 - [c191]Woosuk Lee, Kihong Heo, Rajeev Alur, Mayur Naik:
Accelerating search-based program synthesis using learned probabilistic models. PLDI 2018: 436-449 - [c190]Rajeev Alur, Joseph Devietti, Nimit Singhania:
Block-Size Independence for GPU Programs. SAS 2018: 107-126 - [p3]Rajeev Alur, Ahmed Bouajjani, Javier Esparza:
Model Checking Procedural Programs. Handbook of Model Checking 2018: 541-572 - [i15]Rajeev Alur, Dana Fisman, Konstantinos Mamouras, Mukund Raghothaman, Caleb Stanford:
Streamable Regular Transductions. CoRR abs/1807.03865 (2018) - [i14]Shaull Almagor, Rajeev Alur, Suguman Bansal:
Equilibria in Quantitative Concurrent Games. CoRR abs/1809.10503 (2018) - [i13]Radoslav Ivanov, James Weimer, Rajeev Alur, George J. Pappas, Insup Lee:
Verisig: verifying safety properties of hybrid systems with neural network controllers. CoRR abs/1811.01828 (2018) - 2017
- [j67]
- [j66]Rajeev Alur, Stavros Tripakis:
Automatic Synthesis of Distributed Protocols. SIGACT News 48(1): 55-90 (2017) - [j65]Rajeev Alur, Vojtech Forejt, Salar Moarref, Ashutosh Trivedi:
Schedulability of Bounded-Rate Multimode Systems. ACM Trans. Embedded Comput. Syst. 16(3): 85:1-85:27 (2017) - [c189]Rajeev Alur, Konstantinos Mamouras, Dogan Ulus:
Derivatives of Quantitative Regular Expressions. Models, Algorithms, Logics and Tools 2017: 75-95 - [c188]Rajeev Alur, Joseph Devietti, Omar S. Navarro Leija, Nimit Singhania:
GPUDrano: Detecting Uncoalesced Accesses in GPU Programs. CAV (1) 2017: 507-525 - [c187]Rajeev Alur, Konstantinos Mamouras, Caleb Stanford:
Automata-Based Stream Processing. ICALP 2017: 112:1-112:15 - [c186]Konstantinos Mamouras, Mukund Raghothaman, Rajeev Alur, Zachary G. Ives, Sanjeev Khanna:
StreamQRE: modular specification and efficient evaluation of quantitative queries over streaming data. PLDI 2017: 693-708 - [c185]Yifei Yuan, Dong Lin, Ankit Mishra, Sajal Marwaha, Rajeev Alur, Boon Thau Loo:
Quantitative Network Monitoring with NetQRE. SIGCOMM 2017: 99-112 - [c184]Rajeev Alur, Arjun Radhakrishna, Abhishek Udupa:
Scaling Enumerative Program Synthesis via Divide and Conquer. TACAS (1) 2017: 319-336 - [c183]Rajeev Alur, Dana Fisman, Rishabh Singh, Armando Solar-Lezama:
SyGuS-Comp 2017: Results and Analysis. SYNT@CAV 2017: 97-115 - [p2]Rajeev Alur, Konstantinos Mamouras:
An Introduction to the StreamQRE Language. Dependable Software Systems Engineering 2017: 1-24 - 2016
- [c182]Rajeev Alur, Salar Moarref, Ufuk Topcu:
Compositional Synthesis of Reactive Controllers for Multi-agent Systems. CAV (2) 2016: 251-269 - [c181]Rajeev Alur, Marco Faella, Sampath Kannan, Nimit Singhania:
Hedging Bets in Markov Decision Processes. CSL 2016: 29:1-29:20 - [c180]Rajeev Alur, Dana Fisman, Mukund Raghothaman:
Regular Programming for Quantitative Properties of Data Streams. ESOP 2016: 15-40 - [c179]Rajeev Alur, Salar Moarref, Ufuk Topcu:
Compositional Synthesis with Parametric Reactive Controllers. HSCC 2016: 215-224 - [c178]
- [c177]Rajeev Alur, Dana Fisman, Rishabh Singh, Armando Solar-Lezama:
SyGuS-Comp 2016: Results and Analysis. SYNT@CAV 2016: 178-202 - [i12]Rajeev Alur, Emery D. Berger, Ann W. Drobnis, Limor Fix, Kevin Fu, Gregory D. Hager, Daniel P. Lopresti, Klara Nahrstedt, Elizabeth D. Mynatt, Shwetak Patel, Jennifer Rexford, John A. Stankovic, Benjamin G. Zorn:
Systems Computing Challenges in the Internet of Things. CoRR abs/1604.02980 (2016) - 2015
- [j64]Loris D'Antoni, Matthew Weavery, Alexander Weinert, Rajeev Alur:
Automata Tutor and what we learned from building an online teaching tool. Bulletin of the EATCS 117 (2015) - [j63]Rajeev Alur, Thomas A. Henzinger, Moshe Y. Vardi:
Theory in practice for system design and verification. SIGLOG News 2(1): 46-51 (2015) - [j62]Loris D'Antoni, Dileep Kini, Rajeev Alur, Sumit Gulwani, Mahesh Viswanathan, Björn Hartmann:
How Can Automatic Feedback Help Students Construct Automata? ACM Trans. Comput.-Hum. Interact. 22(2): 9:1-9:24 (2015) - [c176]
- [c175]Rajeev Alur, Mukund Raghothaman, Christos Stergiou, Stavros Tripakis, Abhishek Udupa:
Automatic Completion of Distributed Protocols with Symmetry. CAV (2) 2015: 395-412 - [c174]Yifei Yuan, Dong Lin, Rajeev Alur, Boon Thau Loo:
Scenario-based programming for SDN policies. CoNEXT 2015: 34:1-34:13 - [c173]
- [c172]Rajeev Alur, Loris D'Antoni, Mukund Raghothaman:
DReX: A Declarative Language for Efficiently Evaluating Regular String Transformations. POPL 2015: 125-137 - [c171]Rajeev Alur, Salar Moarref, Ufuk Topcu:
Pattern-Based Refinement of Assume-Guarantee Specifications in Reactive Synthesis. TACAS 2015: 501-516 - [c170]Rajeev Alur, Dana Fisman, Rishabh Singh, Armando Solar-Lezama:
Results and Analysis of SyGuS-Comp'15. SYNT 2015: 3-26 - [p1]Rajeev Alur, Rastislav Bodík, Eric Dallal, Dana Fisman, Pranav Garg, Garvit Juniwal, Hadas Kress-Gazit, P. Madhusudan, Milo M. K. Martin, Mukund Raghothaman, Shambwaditya Saha, Sanjit A. Seshia, Rishabh Singh, Armando Solar-Lezama, Emina Torlak, Abhishek Udupa:
Syntax-Guided Synthesis. Dependable Software Systems Engineering 2015: 1-25 - [i11]Rajeev Alur, Mukund Raghothaman, Christos Stergiou, Stavros Tripakis, Abhishek Udupa:
Automatic Completion of Distributed Protocols with Symmetry. CoRR abs/1505.04409 (2015) - [i10]Rajeev Alur, Pavol Cerný, Arjun Radhakrishna:
Synthesis through Unification. CoRR abs/1505.05868 (2015) - 2014
- [j61]Zhihao Jiang, Miroslav Pajic, Rajeev Alur, Rahul Mangharam:
Closed-loop verification of medical devices with model abstraction and refinement. STTT 16(2): 191-213 (2014) - [c169]
- [c168]Rajeev Alur, Adam Freilich, Mukund Raghothaman:
Regular combinators for string transformations. CSL-LICS 2014: 9:1-9:10 - [c167]Rajeev Alur, Nimit Singhania:
Precise piecewise affine models from input-output data. EMSOFT 2014: 3:1-3:10 - [c166]Yifei Yuan, Rajeev Alur, Boon Thau Loo:
NetEgg: Programming Network Policies by Examples. HotNets 2014: 20:1-20:7 - [c165]Rajeev Alur, Milo M. K. Martin, Mukund Raghothaman, Christos Stergiou, Stavros Tripakis, Abhishek Udupa:
Synthesizing Finite-State Protocols from Scenarios and Requirements. Haifa Verification Conference 2014: 75-91 - [i9]Rajeev Alur, Adam Freilich, Mukund Raghothaman:
Regular Combinators for String Transformations. CoRR abs/1402.3021 (2014) - [i8]Rajeev Alur, Milo M. K. Martin, Mukund Raghothaman, Christos Stergiou, Stavros Tripakis, Abhishek Udupa:
Synthesizing Finite-state Protocols from Scenarios and Requirements. CoRR abs/1402.7150 (2014) - 2013
- [j60]Rajeev Alur:
Can we verify cyber-physical systems?: technical perspective. Commun. ACM 56(10): 96 (2013) - [c164]Rajeev Alur, Rastislav Bodík, Garvit Juniwal, Milo M. K. Martin, Mukund Raghothaman, Sanjit A. Seshia, Rishabh Singh, Armando Solar-Lezama, Emina Torlak, Abhishek Udupa:
Syntax-guided synthesis. FMCAD 2013: 1-8 - [c163]Rajeev Alur, Salar Moarref, Ufuk Topcu:
Counter-strategy guided refinement of GR(1) temporal logic specifications. FMCAD 2013: 26-33 - [c162]Yifei Yuan, Anduo Wang, Rajeev Alur, Boon Thau Loo:
On the feasibility of automation for bandwidth allocation problems in data centers. FMCAD 2013: 42-45 - [c161]Jay Thakkar, Aditya Kanade, Rajeev Alur:
Transducer-Based Algorithmic Verification of Retransmission Protocols over Noisy Channels. FMOODS/FORTE 2013: 209-224 - [c160]Miroslav Pajic, Nicola Bezzo, James Weimer, Rajeev Alur, Rahul Mangharam, Nathan Michael, George J. Pappas, Oleg Sokolsky, Paulo Tabuada, Stephanie Weirich, Insup Lee:
Towards synthesis of platform-aware attack-resilient control systems: extended abstract. HiCoNS 2013: 75-76 - [c159]Rajeev Alur, Vojtech Forejt, Salar Moarref, Ashutosh Trivedi:
Safe schedulability of bounded-rate multi-mode systems. HSCC 2013: 243-252 - [c158]Rajeev Alur, Mukund Raghothaman:
Decision Problems for Additive Regular Functions. ICALP (2) 2013: 37-48 - [c157]Rajeev Alur, Loris D'Antoni, Sumit Gulwani, Dileep Kini, Mahesh Viswanathan:
Automated Grading of DFA Constructions. IJCAI 2013: 1976-1982 - [c156]Rajeev Alur, Sampath Kannan, Kevin Tian, Yifei Yuan:
On the Complexity of Shortest Path Problems on Discounted Cost Graphs. LATA 2013: 44-55 - [c155]Rajeev Alur, Loris D'Antoni, Jyotirmoy V. Deshmukh, Mukund Raghothaman, Yifei Yuan:
Regular Functions and Cost Register Automata. LICS 2013: 13-22 - [c154]Rajeev Alur, Antoine Durand-Gasselin, Ashutosh Trivedi:
From Monadic Second-Order Definable String Transformations to Transducers. LICS 2013: 458-467 - [c153]
- [c152]Abhishek Udupa, Arun Raghavan, Jyotirmoy V. Deshmukh, Sela Mador-Haim, Milo M. K. Martin, Rajeev Alur:
TRANSIT: specifying protocols with concolic snippets. PLDI 2013: 287-296 - [i7]Rajeev Alur, Vojtech Forejt, Salar Moarref, Ashutosh Trivedi:
Safe Schedulability of Bounded-Rate Multi-Mode Systems. CoRR abs/1302.0745 (2013) - [i6]Rajeev Alur, Mukund Raghothaman:
Decision Problems for Additive Regular Functions. CoRR abs/1304.7029 (2013) - [i5]Rajeev Alur, Salar Moarref, Ufuk Topcu:
Counter-Strategy Guided Refinement of GR(1) Temporal Logic Specifications. CoRR abs/1308.4113 (2013) - 2012
- [j59]Orna Grumberg, Moshe Y. Vardi, Joseph Sifakis, Rajeev Alur:
2010 CAV award announcement. Formal Methods in System Design 40(2): 117-120 (2012) - [j58]Moshe Y. Vardi, Thomas A. Henzinger, Rajeev Alur, Marta Z. Kwiatkowska:
2011 CAV award announcement. Formal Methods in System Design 41(1): 1-2 (2012) - [j57]Truong Nghiem, George J. Pappas, Rajeev Alur, Antoine Girard:
Time-Triggered Implementations of Dynamic Controllers. ACM Trans. Embedded Comput. Syst. 11(S2): 58:1-58:24 (2012) - [j56]Rajeev Alur, Pavol Cerný, Scott Weinstein:
Algorithmic analysis of array-accessing programs. ACM Trans. Comput. Log. 13(3): 27:1-27:29 (2012) - [c151]Sela Mador-Haim, Luc Maranget, Susmit Sarkar, Kayvan Memarian, Jade Alglave, Scott Owens, Rajeev Alur, Milo M. K. Martin, Peter Sewell, Derek Williams:
An Axiomatic Memory Model for POWER Multiprocessors. CAV 2012: 495-512 - [c150]Rajeev Alur, Ashutosh Trivedi, Dominik Wojtczak:
Optimal scheduling for constant-rate multi-mode systems. HSCC 2012: 75-84 - [c149]
- [c148]Rajeev Alur, Emmanuel Filiot, Ashutosh Trivedi:
Regular Transformations of Infinite Strings. LICS 2012: 65-74 - [c147]Zhihao Jiang, Miroslav Pajic, Salar Moarref, Rajeev Alur, Rahul Mangharam:
Modeling and Verification of a Dual Chamber Implantable Pacemaker. TACAS 2012: 188-203 - 2011
- [j55]Rajeev Alur, Alessandro D'Innocenzo, Karl Henrik Johansson, George J. Pappas, Gera Weiss:
Compositional Modeling and Analysis of Multi-Hop Control Networks. IEEE Trans. Automat. Contr. 56(10): 2345-2357 (2011) - [j54]Rajeev Alur, Swarat Chaudhuri, P. Madhusudan:
Software model checking using languages of nested trees. ACM Trans. Program. Lang. Syst. 33(5): 15:1-15:45 (2011) - [c146]Sela Mador-Haim, Rajeev Alur, Milo M. K. Martin:
Litmus tests for comparing memory consistency models: how long do they need to be? DAC 2011: 504-509 - [c145]Rajeev Alur, Ashutosh Trivedi:
Relating average and discounted costs for quantitative analysis of timed systems. EMSOFT 2011: 165-174 - [c144]
- [c143]
- [c142]Rajeev Alur, Jyotirmoy V. Deshmukh:
Nondeterministic Streaming String Transducers. ICALP (2) 2011: 1-20 - [c141]Rajeev Alur, Pavol Cerný:
Streaming transducers for algorithmic verification of single-pass list-processing programs. POPL 2011: 599-610 - [c140]
- [i4]
- [i3]Rajeev Alur, Loris D'Antoni, Jyotirmoy V. Deshmukh, Mukund Raghothaman, Yifei Yuan:
Regular Functions, Cost Register Automata, and Generalized Min-Cost Problems. CoRR abs/1111.0670 (2011) - 2010
- [j53]Wonhong Nam, Rajeev Alur:
Active Learning of Plans for Safety and Reachability Goals With Partial Observability. IEEE Trans. Systems, Man, and Cybernetics, Part B 40(2): 412-420 (2010) - [c139]Sela Mador-Haim, Rajeev Alur, Milo M. K. Martin:
Generating Litmus Tests for Contrasting Memory Consistency Models. CAV 2010: 273-287 - [c138]Pavol Cerný, Arjun Radhakrishna, Damien Zufferey, Swarat Chaudhuri, Rajeev Alur:
Model Checking of Linearizability of Concurrent List Implementations. CAV 2010: 465-479 - [c137]
- [c136]Aditya Kanade, Rajeev Alur, Sriram K. Rajamani, Ganesan Ramalingam:
Representation dependence testing using program inversion. SIGSOFT FSE 2010: 277-286 - [c135]
- [i2]Rajeev Alur, Pavol Cerný:
Algorithmic Verification of Single-Pass List Processing Programs. CoRR abs/1007.4958 (2010)
2000 – 2009
- 2009
- [j52]
- [c134]Alessandro D'Innocenzo, Gera Weiss, Rajeev Alur, Alf J. Isaksson, Karl Henrik Johansson, George J. Pappas:
Scalable scheduling algorithms for wireless networked control systems. CASE 2009: 409-414 - [c133]
- [c132]Aditya Kanade, Rajeev Alur, Franjo Ivancic, S. Ramesh, Sriram Sankaranarayanan, K. C. Shashidhar:
Generating and Analyzing Symbolic Traces of Simulink/Stateflow Models. CAV 2009: 430-445 - [c131]Gera Weiss, Alessandro D'Innocenzo, Rajeev Alur, Karl Henrik Johansson, George J. Pappas:
Robust stability of multi-hop control networks. CDC 2009: 2210-2215 - [c130]Rajeev Alur, Pavol Cerný, Scott Weinstein:
Algorithmic Analysis of Array-Accessing Programs. CSL 2009: 86-101 - [c129]
- [c128]Rajeev Alur, Aldric Degorre, Oded Maler, Gera Weiss:
On Omega-Languages Defined by Mean-Payoff Conditions. FoSSaCS 2009: 333-347 - [c127]Gera Weiss, Sebastian Fischmeister, Madhukar Anand, Rajeev Alur:
Specification and Analysis of Network Resource Requirements of Control Systems. HSCC 2009: 381-395 - [c126]Rajeev Alur, Alessandro D'Innocenzo, Karl Henrik Johansson, George J. Pappas, Gera Weiss:
Modeling and Analysis of Multi-hop Control Networks. IEEE Real-Time and Embedded Technology and Applications Symposium 2009: 223-232 - 2008
- [j51]
- [j50]Wonhong Nam, P. Madhusudan, Rajeev Alur:
Automatic symbolic compositional verification by learning assumptions. Formal Methods in System Design 32(3): 207-234 (2008) - [j49]Rajeev Alur, Marcelo Arenas, Pablo Barceló, Kousha Etessami, Neil Immerman, Leonid Libkin:
First-Order and Temporal Logics for Nested Words. Logical Methods in Computer Science 4(4) (2008) - [c125]
- [c124]Rajeev Alur, Aditya Kanade, Gera Weiss:
Ranking Automata and Games for Prioritized Requirements. CAV 2008: 240-253 - [c123]Rajeev Alur, Aditya Kanade, S. Ramesh, K. C. Shashidhar:
Symbolic analysis for improving simulation coverage of Simulink/Stateflow models. EMSOFT 2008: 89-98 - [c122]Rajeev Alur, Gera Weiss:
RTComposer: a framework for real-time components with scheduling interfaces. EMSOFT 2008: 159-168 - [c121]Rajeev Alur, Gera Weiss:
Regular Specifications of Resource Requirements for Embedded Control Software. IEEE Real-Time and Embedded Technology and Applications Symposium 2008: 159-168 - [c120]
- [i1]Rajeev Alur, Marcelo Arenas, Pablo Barceló, Kousha Etessami, Neil Immerman, Leonid Libkin:
First-Order and Temporal Logics for Nested Words. CoRR abs/0811.0537 (2008) - 2007
- [j48]Rajeev Alur, Arun Chandrashekharapuram:
Dispatch sequences for embedded control models. J. Comput. Syst. Sci. 73(2): 156-170 (2007) - [c119]
- [c118]Mikhail Bernadsky, Rajeev Alur:
Symbolic Analysis for GSMP Models with One Stateful Clock. HSCC 2007: 90-103 - [c117]
- [c116]Rajeev Alur, Marcelo Arenas, Pablo Barceló, Kousha Etessami, Neil Immerman, Leonid Libkin:
First-Order and Temporal Logics for Nested Words. LICS 2007: 151-160 - [c115]Sebastian Burckhardt, Rajeev Alur, Milo M. K. Martin:
CheckFence: checking consistency of concurrent data types on relaxed memory models. PLDI 2007: 12-21 - [c114]
- [c113]Swarat Chaudhuri, Rajeev Alur:
Instrumenting C Programs with Nested Word Monitors. SPIN 2007: 279-283 - [c112]Rajeev Alur, Pavol Cerný, Swarat Chaudhuri:
Model Checking on Trees with Path Equivalences. TACAS 2007: 664-678 - 2006
- [j47]Rajeev Alur, Radu Grosu, Insup Lee, Oleg Sokolsky:
Compositional modeling and refinement for hierarchical hybrid systems. J. Log. Algebr. Program. 68(1-2): 105-128 (2006) - [j46]Rajeev Alur, Salvatore La Torre, P. Madhusudan:
Modular strategies for recursive game graphs. Theor. Comput. Sci. 354(2): 230-249 (2006) - [j45]Rajeev Alur, Thao Dang, Franjo Ivancic:
Counterexample-guided predicate abstraction of hybrid systems. Theor. Comput. Sci. 354(2): 250-271 (2006) - [j44]Rajeev Alur, Thao Dang, Franjo Ivancic:
Predicate abstraction for reachability analysis of hybrid systems. ACM Trans. Embedded Comput. Syst. 5(1): 152-199 (2006) - [c111]