Google
Google Scholar
MS Academic
CiteSeerX
CORE
Semantic ScholarVLSI-SoC 2006: Nice, France
IFIP VLSI-SoC 2006, IFIP WG 10.5 International Conference on Very Large Scale Integration of System-on-Chip, Nice, France, 16-18 October 2006. IEEE 2006- A. Domman:
An overview of where the fields of SoCs, HDI and MEMS are heading to and how to characterize them. - Shekhar Borkar:
Introduction to panel discussion Probabilistic & statistical design - the wave of the future. - Bilge E. S. Akgul, Lakshmi N. Chakrapani, Pinar Korkmaz, Krishna V. Palem:
Probabilistic CMOS Technology: A Survey and Future Directions. 1-6 - Laurent Fesquet, Bertrand Folco, M. Steiner, Marc Renaudin:
State-holding in Look-Up Tables: application to asynchronous logic. 12-17 - Peter Malík, Marcel Baláz, Tomás Pikula, Martin Simlastík:
MDCT IP Core Generator with Architectural Model Simulation. 18-23 - Marco Giorgetta, Marco D. Santambrogio, Donatella Sciuto, Paola Spoletini:
A graph-coloring approach to the allocation and tasks scheduling for reconfigurable architectures. 24-29 - Antonio Carlos Schneider Beck, Victor F. Gomes, Luigi Carro:
Automatic Dataflow Execution with Reconfiguration and Dynamic Instruction Merging. 30-35 - Sam Kavusi, Kunal Ghosh, Abbas El Gamal:
Architectures for High Dynamic Range, High Speed Image Sensor Readout Circuits. 36-41 - Robert K. Henderson, Bruce Rae, David R. Renshaw, Edoardo Charbon:
Oversampled Time Estimation Techniques for Precision Photonic Detectors. 48-51 - Arnaldo Azevedo, Bruno Zatt, Luciano Volcan Agostini, Sergio Bampi:
Motion Compensation Decoder Architecture for H.264/AVC Main Profile Targeting HDTV. 52-57 - Ramachandruni Venkata Kamala, M. B. Srinivas:
High-Throughput Montgomery Modular Multiplication. 58-62 - Sinan Yalcin, Ilker Hamzaoglu:
A High Performance Hardware Architecture for Half-Pixel Accurate H.264 Motion Estimation. 63-67 - Hsin-Chou Chi, Chia-Ming Wu:
An Efficient Scheduler for Circuit-Switched Network-on-Chip Architectures. 68-73 - Matteo Murgida, Alessandro Panella, Vincenzo Rana, Marco D. Santambrogio, Donatella Sciuto:
Fast IP-Core Generation in a Partial Dynamic Reconfiguration Workflow. 74-79 - Chris Bartels, Jos Huisken, Kees Goossens, Patrick Groeneveld, Jef L. van Meerbergen:
Comparison of An Æthereal Network on Chip and A Traditional Interconnect for A Multi-Processor DVB-T System on Chip. 80-85 - Sanghun Lee, Chanho Lee:
A High Performance SoC On-chip-bus with Multiple Channels and Routing Processes. 86-91 - Shih-Chieh Wu, Chun-Yao Wang:
PEACH: A Novel Architecture for Probabilistic Combinational Equivalence Checking. 104-109 - Romanelli Lodron Zuim, José T. de Sousa, Claudionor José Nunes Coelho Jr.:
A Fast SAT Solver Strategy Based on Negated Clauses. 110-115 - Chin-Cheng Kuo, Chien-Nan Jimmy Liu:
On Efficient Behavioral Modeling to Accurately Predict Supply Noise Effects of PLL Designs in Real Systems. 116-121 - Luís Guerra e Silva, Zhenhai Zhu, Joel R. Phillips, L. Miguel Silveira:
Variation-Aware, Library Compatible Delay Modeling Strategy. 122-127 - Renato Fernandes Hentschke, Sandro Sawicki, Marcelo de Oliveira Johann, Ricardo Augusto da Luz Reis:
An Algorithm for I/O Partitioning Targeting 3D Circuits and Its Impact on 3D-Vias. 128-133 - Vagner S. Rosa, Eduardo A. C. da Costa, Sergio Bampi:
A VHDL Generation Tool for Optimized Parallel FIR Filters. 134-139 - Pablo García Del Valle, David Atienza, Ivan Magan, Javier Garcia Flores, Esther Andres Perez, Jose Manuel Mendias, Luca Benini, Giovanni De Micheli:
A Complete Multi-Processor System-on-Chip FPGA-Based Emulation Framework. 140-145 - Giovanni Beltrame, Donatella Sciuto, Cristina Silvano, Pierre G. Paulin, Essaid Bensoudane:
An Application Mapping Methodology and Case Study for Multi-Processor On-Chip Architectures. 146-151 - Derin Derin Harmanci, Nuria Pazos, Paolo Ienne, Yusuf Leblebici:
A Predictable Communication Scheme for Embedded Multiprocessor Systems. 152-157 - Srinivasan Murali, Paolo Meloni, Federico Angiolini, David Atienza, Salvatore Carta, Luca Benini, Giovanni De Micheli, Luigi Raffo:
Designing Message-Dependent Deadlock Free Networks on Chips for Application-Specific Systems on Chips. 158-163 - Carlotta Guiducci, Claudio Stagni, M. Brocchi, Massimo Lanzoni, Bruno Riccò, Augusto Nascetti, Davide Caputo, Giampiero de Cesare:
Innovative Optoelectronic Approaches to Biomolecular Analysis with Arrays of Silicon Devices. 169-174 - Bert Gyselinckx, Ruud J. M. Vullers, Chris Van Hoof, Julien Ryckaert, Refet Firat Yazicioglu, Paolo Fiorini, Vladimir Leonov:
Human++: Emerging Technology for Body Area Networks. 175-180 - Alin Razafindraibe, Philippe Maurine, Michel Robert, Marc Renaudin:
Security evaluation of dual rail logic against DPA attacks. 181-186 - Ricardo C. Goncalves da Silva, Henri Boudinov, Luigi Carro:
A low power high performance CMOS voltage-mode quaternary full adder. 187-191 - Junichi Miyakoshi, Yuichiro Murachi, Masaki Hamamoto, Takahiro Iinuma, Tomokazu Ishihara, Hiroshi Kawaguchi, Masahiko Yoshimoto, Tetsuro Matsuno:
A Power- and Area-Efficient SRAM Core Architecture for Super-Parallel Video Processing. 192-197 - Motoki Amagasaki, Takurou Shimokawa, Kazunori Matsuyama, Ryoichi Yamaguchi, Hideaki Nakayama, Naoto Hamabe, Masahiro Iida, Toshinori Sueyoshi:
Evaluation of Variable Grain Logic Cell Architecture for Reconfigurable Device. 198-203 - Kostas Siozios, Dimitrios Soudris, Antonios Thanailakis:
Efficient Power Management Strategy of FPGAs Using a Novel Placement Technique. 204-209 - Senthamaraikannan Raghunath, Syed Mahfuzul Aziz:
High Speed Area Efficient Multi-resolution 2-D 9/7 filter DWT Processor. 210-215 - Xue-mi Zhao, Zhiying Wang, Hongyi Lu, Kui Dai:
A 6.35Mbps 1024-bit RSA crypto coprocessor in a 0.18um CMOS technology. 216-221 - Sujan Pandey, Nurten Utlu, Manfred Glesner:
Tabu Search Based On-Chip Communication Bus Synthesis for Shared Multi-Bus Based Architecture. 222-227 - Wagston T. Staehler, Eduardo A. Berriel, Altamiro Amadeu Susin, Sergio Bampi:
Architecture of an HDTV Intraframe Predictor for a H.264 Decoder. 228-233 - Stéphane Badel, Ilhan Hatirnaz, Yusuf Leblebici, Elizabeth J. Brauer:
Implementation of Structured ASIC Fabric Using Via-Programmable Differential MCML Cells. 234-238 - Malav Shah, Dipankar Nagchoudhuri:
BIST Scheme for Low Heat Dissipation and Reduced Test Application Time. 239-244 - Ravindra V. Kshirsagar, Rajendra M. Patrikar:
Design of a Reconfigurable Multiprocessor Core for Higher Performance and Reliability of Embedded Systems. 251-254 - Shampa Chakraverty, Arvind Batra, Aman Rathi:
Directed Convergence Heuristic: A fast & novel approach to Steiner Tree Construction. 255-260 - Beate Muranko, Rolf Drechsler:
Technical Documentation of Software and Hardware in Embedded Systems. 261-266 - Ramon Tortosa Navas, Antonio Aceituno, José Manuel de la Rosa, Francisco V. Fernández, Ángel Rodríguez-Vázquez:
Design of a 1.2-V 130nm CMOS 13-bit@40MS/s Cascade 2-2-1 Continuous-Time Sigma-Delta Modulator. 267-271 - Yngvar Berg, Omid Mirmotahari, Snorre Aunet:
Pseudo Floating-Gate Inverter with Feedback Control. 272-277 - Hanene Ben Fradj, Cécile Belleudy, Michel Auguin:
Main Memory Energy Optimization for Multi-Task Applications. 278-283 - Ittetsu Taniguchi, Kyoko Ueda, Keishi Sakanushi, Yoshinori Takeuchi, Masaharu Imai:
Task Partitioning Oriented Architecture Exploration Method for Dynamic Reconfigurable Architectures. 290-295 - Sujan Pandey, Tudor Murgan, Manfred Glesner:
Energy Conscious Simultaneous Voltage Scaling and On-chip Communication Bus Synthesis. 296-301 - Tudor Murgan, Oliver Mitea, Sujan Pandey, Petru Bogdan Bacinschi, Manfred Glesner:
Simultaneous Placement and Buffer Planning for Reduction of Power Consumption in Interconnects and Repeaters. 302-307 - Tsuyoshi Iwagaki, Satoshi Ohtake, Hideo Fujiwara:
A New Test Generation Model for Broadside Transition Testing of Partial Scan Circuits. 308-313 - Margrit R. Krug, Marcelo Lubaszewski, Marcelo de Souza Moraes:
Improving ATPG Gate-Level Fault Coverage by using Test Vectors generated from Behavioral HDL Descriptions. 314-319 - Ahcène Bounceur, Salvador Mir, Luís Rolíndez, Emmanuel Simeu:
CAT platform for analogue and mixed-signal test evaluation and optimization. 320-325 - Livier Lizarraga, Salvador Mir, Gilles Sicard, Ahcène Bounceur:
Study of a BIST Technique for CMOS Active Pixel Sensors. 326-331 - Subhasish Mitra, Ming Zhang, Norbert Seifert, T. M. Mak, Kee Sup Kim:
Soft Error Resilient System Design through Error Correction. 332-337 - Abdelmajid Bouajila, Johannes Zeppenfeld, Walter Stechele, Andreas Herkersdorf, Andreas Bernauer, Oliver Bringmann, Wolfgang Rosenstiel:
Organic Computing at the System on Chip Level. 338-341 - Antonis Papanikolaou, Miguel Miranda, Hua Wang, Francky Catthoor, M. Satyakiran, Pol Marchal, Ben Kaczer, C. Bruynseraede, Zsolt Tokei:
Reliability issues in deep deep sub-micron technologies: time-dependent variability and its impact on embedded system design. 342-347 - Xiaopeng Yu, Manh Anh Do, Jianguo Ma, Kiat Seng Yeo:
A New Phase Noise Model for TSPC based divider. 348-351 - Shan Jiang, Manh Anh Do, Kiat Seng Yeo:
A 200-MHz CMOS Mixed-Mode Sample-and-Hold Circuit for Pipelined ADCs. 352-356 - Yue-Fang Kuo, Ro-Min Weng, Chun-Yu Liu:
A 5.4-GHz Low-Power Swallow-Conterless Frequency Synthesizer with a Nonliear PFD. 357-360 - Jeff Brateman, Changjiu Xian, Yung-Hsiang Lu:
Energy-Effcient Scheduling for Autonomous Mobile Robots. 361-366 - Se Hun Kim, Vincent John Mooney:
Sleepy Keeper: a New Approach to Low-leakage Power VLSI Design. 367-372 - Rodrigo M. Passos, José Augusto Miranda Nacif, Raquel A. F. Mini, Antonio Alfredo Ferreira Loureiro, Antônio Otávio Fernandes, Claudionor José Nunes Coelho Jr.:
System-level Dynamic Power Management Techniques for Communication Intensive Devices. 373-378 - Zeynep Toprak Deniz, Yusuf Leblebici, Eric A. Vittoz:
Configurable On-Line Global Energy Optimization in Multi-Core Embedded Systems Using Principles of Analog Computation. 379-384 - Pierre Vanhauwaert, Régis Leveugle, Philippe Roche:
Reduced Instrumentation and Optimized Fault Injection Control for Dependability Analysis. 391-396 - Yann Oddos, Katell Morin-Allory, Dominique Borrione:
On-Line Test Vector Generation from Temporal Constraints Written in PSL. 397-402 - Nabil Badereddine, Patrick Girard, Serge Pravossoudovitch, Christian Landrault, Arnaud Virazel, Hans-Joachim Wunderlich:
Structural-Based Power-Aware Assignment of Don't Cares for Peak Power Reduction during Scan Testing. 403-408
last updated on 2019-05-25 23:39 CEST by the dblp team
data released under the ODC-BY 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
the dblp computer science bibliography is funded by:
