![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
Jianfeng Zhu 0001
Person information
- affiliation: Tsinghua University, Beijing, China
Other persons with the same name
- Jianfeng Zhu — disambiguation page
- Jianfeng Zhu 0002 — Xiamen University, Xiamen, China
- Jianfeng Zhu 0003
— University of Technology Sydney, Ultimo, NSW, Australia
- Jianfeng Zhu 0004 — Science and Technology on Communication Information Security Control Laboratory, Jiaxing, Zhejiang, China
- Jianfeng Zhu 0005 — Huawei
Refine list
![note](https://dblp.uni-trier.de/img/note-mark.dark.12x12.png)
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
Books and Theses
- 2022
- [b1]Shaojun Wei, Leibo Liu, Jianfeng Zhu, Chenchen Deng:
Software Defined Chips - Volume I, 2. Springer 2022, ISBN 978-981-19-6993-5, pp. 1-311
Journal Articles
- 2024
- [j18]Chenchen Deng, Tianzhu Xiong, Zhaoshi Li, Zhiwei Liu, Yao Wang, Jianfeng Zhu, Jun Yang, Shaojun Wei, Leibo Liu:
CATCAM: a 28 nm constant-time alteration TCAM enabling less than 50 ns update latency. Sci. China Inf. Sci. 67(4) (2024) - [j17]Xiangren Chen, Bohan Yang, Jianfeng Zhu, Jun Liu, Shuying Yin, Guang Yang, Min Zhu, Shaojun Wei, Leibo Liu:
UpWB: An Uncoupled Architecture Design for White-box Cryptography Using Vectorized Montgomery Multiplication. IACR Trans. Cryptogr. Hardw. Embed. Syst. 2024(2): 677-713 (2024) - [j16]Gang Zeng
, Jianfeng Zhu
, Yichi Zhang
, Ganhui Chen, Zhenhai Yuan, Shaojun Wei
, Leibo Liu
:
A High-Performance Genomic Accelerator for Accurate Sequence-to-Graph Alignment Using Dynamic Programming Algorithm. IEEE Trans. Parallel Distributed Syst. 35(2): 237-249 (2024) - 2023
- [j15]Xiangyu Kong
, Jianfeng Zhu, Xingchen Man
, Guihuan Song, Yi Huang, Chenchen Deng, Pengfei Gou
, Shouyi Yin
, Shaojun Wei
, Leibo Liu
:
M2STaR: A Multimode Spatio-Temporal Redundancy Design for Fault-Tolerant Coarse-Grained Reconfigurable Architectures. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42(9): 2938-2951 (2023) - [j14]Meng Han
, Liang Wang
, Limin Xiao
, Hao Zhang, Chenhao Zhang, Xiangrong Xu, Jianfeng Zhu
:
QuickFPS: Architecture and Algorithm Co-Design for Farthest Point Sampling in Large-Scale Point Clouds. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42(11): 4011-4024 (2023) - [j13]Longlong Chen
, Jianfeng Zhu
, Guiqiang Peng
, Mingxu Liu, Shaojun Wei
, Leibo Liu
:
GEM: Ultra-Efficient Near-Memory Reconfigurable Acceleration for Read Mapping by Dividing and Predictive Scattering. IEEE Trans. Parallel Distributed Syst. 34(12): 3059-3072 (2023) - 2022
- [j12]Chenchen Deng, Min Zhu, Jinjiang Yang, Youyu Wu, Jiaji He, Bohan Yang
, Jianfeng Zhu, Shouyi Yin, Shaojun Wei, Leibo Liu:
An energy-efficient dynamically reconfigurable cryptographic engine with improved power/EM-side-channel-attack resistance. Sci. China Inf. Sci. 65(4) (2022) - [j11]Baofen Yuan
, Jianfeng Zhu
, Xingchen Man
, Zijiao Ma, Shouyi Yin, Shaojun Wei, Leibo Liu
:
Dynamic-II Pipeline: Compiling Loops With Irregular Branches on Static-Scheduling CGRA. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(9): 2929-2942 (2022) - 2021
- [j10]Jianfeng Zhu, Ao Luo, Guanhua Li, Bowei Zhang, Yong Wang, Gang Shan, Yi Li, Jianfeng Pan, Chenchen Deng, Shouyi Yin, Shaojun Wei, Leibo Liu:
Jintide: Utilizing Low-Cost Reconfigurable External Monitors to Substantially Enhance Hardware Security of Large-Scale CPU Clusters. IEEE J. Solid State Circuits 56(8): 2585-2601 (2021) - [j9]Longlong Chen
, Jianfeng Zhu
, Yangdong Deng, Zhaoshi Li, Jian Chen, Xiaowei Jiang, Shouyi Yin
, Shaojun Wei
, Leibo Liu
:
An Elastic Task Scheduling Scheme on Coarse-Grained Reconfigurable Architectures. IEEE Trans. Parallel Distributed Syst. 32(12): 3066-3080 (2021) - 2020
- [j8]Leibo Liu
, Jianfeng Zhu
, Zhaoshi Li, Yanan Lu, Yangdong Deng, Jie Han, Shouyi Yin, Shaojun Wei:
A Survey of Coarse-Grained Reconfigurable Architecture and Design: Taxonomy, Challenges, and Applications. ACM Comput. Surv. 52(6): 118:1-118:39 (2020) - [j7]Leibo Liu
, Xingchen Man
, Jianfeng Zhu
, Shouyi Yin
, Shaojun Wei
:
Pattern-Based Dynamic Compilation System for CGRAs With Online Configuration Transformation. IEEE Trans. Parallel Distributed Syst. 31(12): 2981-2994 (2020) - 2016
- [j6]Leibo Liu
, Junbin Wang, Jianfeng Zhu, Chenchen Deng
, Shouyi Yin, Shaojun Wei:
TLIA: Efficient Reconfigurable Architecture for Control-Intensive Kernels with Triggered-Long-Instructions. IEEE Trans. Parallel Distributed Syst. 27(7): 2143-2154 (2016) - 2015
- [j5]Jianfeng Zhu, Leibo Liu
, Shouyi Yin, Xiao Yang, Shaojun Wei:
A Hybrid Reconfigurable Architecture and Design Methods Aiming at Control-Intensive Kernels. IEEE Trans. Very Large Scale Integr. Syst. 23(9): 1700-1709 (2015) - 2014
- [j4]Jianfeng Zhu, Liyang Pan, Yaru Yan, Dong Wu, Hu He:
A Fast Application-Based Supply Voltage Optimization Method for Dual Voltage FPGA. IEEE Trans. Very Large Scale Integr. Syst. 22(12): 2629-2634 (2014) - 2013
- [j3]Jianfeng Zhu, Leibo Liu
, Shouyi Yin, Shaojun Wei:
Low-Power Reconfigurable Processor Utilizing Variable Dual VDD. IEEE Trans. Circuits Syst. II Express Briefs 60-II(4): 217-221 (2013) - 2011
- [j2]Jianfeng Zhu, Hu He, Dong Wu, Liyang Pan:
A cost-efficient self-configurable BIST technique for testing multiplexer-based FPGA interconnect. J. Electron. Test. 27(5): 647-655 (2011) - [j1]Jianfeng Zhu, Hu He, Dong Wu, Liyang Pan:
Erratum to: A Cost-Efficient Self-Configurable BIST Technique for Testing Multiplexer-Based FPGA Interconnect. J. Electron. Test. 27(5): 679 (2011)
Conference and Workshop Papers
- 2024
- [c12]Yichi Zhang
, Dibei Chen
, Gang Zeng
, Jianfeng Zhu
, Zhaoshi Li
, Longlong Chen
, Shaojun Wei
, Leibo Liu
:
Harp: Leveraging Quasi-Sequential Characteristics to Accelerate Sequence-to-Graph Mapping of Long Reads. ASPLOS (3) 2024: 512-527 - 2023
- [c11]Dibei Chen
, Tairan Zhang
, Yi Huang
, Jianfeng Zhu
, Yang Liu
, Pengfei Gou
, Chunyang Feng
, Binghua Li
, Shaojun Wei
, Leibo Liu
:
Orinoco: Ordered Issue and Unordered Commit with Non-Collapsible Queues. ISCA 2023: 11:1-11:14 - [c10]Xiangyu Kong
, Yi Huang
, Jianfeng Zhu
, Xingchen Man
, Yang Liu
, Chunyang Feng
, Pengfei Gou
, Minggui Tang
, Shaojun Wei
, Leibo Liu
:
MapZero: Mapping for Coarse-grained Reconfigurable Architectures with Reinforcement Learning and Monte-Carlo Tree Search. ISCA 2023: 46:1-46:14 - [c9]Yibo Wu
, Jianfeng Zhu
, Wenrui Wei
, Longlong Chen
, Liang Wang
, Shaojun Wei
, Leibo Liu
:
Shogun: A Task Scheduling Framework for Graph Mining Accelerators. ISCA 2023: 51:1-51:15 - [c8]Yi Huang
, Lingkun Kong
, Dibei Chen
, Zhiyu Chen
, Xiangyu Kong
, Jianfeng Zhu
, Konstantinos Mamouras
, Shaojun Wei
, Kaiyuan Yang
, Leibo Liu
:
CASA: An Energy-Efficient and High-Speed CAM-based SMEM Seeding Accelerator for Genome Alignment. MICRO 2023: 1423-1436 - 2022
- [c7]Yibo Wu, Liang Wang, Xiaohang Wang, Jie Han, Jianfeng Zhu, Honglan Jiang, Shouyi Yin, Shaojun Wei, Leibo Liu:
Upward Packet Popup for Deadlock Freedom in Modular Chiplet-Based Systems. HPCA 2022: 986-1000 - [c6]Xingchen Man
, Jianfeng Zhu, Guihuan Song, Shouyi Yin, Shaojun Wei, Leibo Liu:
CaSMap: agile mapper for reconfigurable spatial architectures by automatically clustering intermediate representations and scattering mapping process. ISCA 2022: 259-273 - 2019
- [c5]Xingchen Man
, Leibo Liu
, Jianfeng Zhu, Shaojun Wei:
A General Pattern-Based Dynamic Compilation Framework for Coarse-Grained Reconfigurable Architectures. DAC 2019: 195 - [c4]Leibo Liu
, Ao Luo, Guanhua Li, Jianfeng Zhu, Yong Wang, Gang Shan, Jianfeng Pan, Shouyi Yin, Shaojun Wei:
Jintide®: A Hardware Security Enhanced Server CPU with Xeon® Cores under Runtime Surveillance by an In-Package Dynamically Reconfigurable Processor. Hot Chips Symposium 2019: 1-25 - 2015
- [c3]Junbin Wang, Leibo Liu
, Jianfeng Zhu, Shouyi Yin, Shaojun Wei:
Acceleration of control flows on reconfigurable architecture with a composite method. DAC 2015: 45:1-45:6 - [c2]Junbin Wang, Leibo Liu
, Jianfeng Zhu, Shouyi Yin, Shaojun Wei:
A Novel Composite Method to Accelerate Control Flow on Reconfigurable Architecture (Abstract Only). FPGA 2015: 270 - 2011
- [c1]Jianfeng Zhu, Dong Wu, Yaru Yan, Xiao Yu, Hu He, Liyang Pan:
A chip-level path-delay-distribution based Dual-VDD method for low power FPGA (abstract only). FPGA 2011: 281
Coauthor Index
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-08-23 19:23 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint