Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDACM Transactions on Reconfigurable Technology and Systems, Volume 15
Volume 15, Number 1, March 2022
- Lesley Shannon:
Introduction to Special Section on FPGA 2020. 1:1-1:2 - Vladimir Rybalkin, Jonas Ney, Menbere Kina Tekleyohannes, Norbert Wehn:
When Massive GPU Parallelism Ain't Enough: A Novel Hardware Architecture of 2D-LSTM Neural Network. 2:1-2:35 - Philippos Papaphilippou
, Jiuxi Meng, Nadeen Gebara, Wayne Luk:
Hipernetch: High-Performance FPGA Network Switch. 3:1-3:31 - Lana Josipovic, Shabnam Sheikhha, Andrea Guerrieri, Paolo Ienne, Jordi Cortadella:
Buffer Placement and Sizing for High-Performance Dataflow Circuits. 4:1-4:32
- Mathieu Gross, Konrad Hohentanner, Stefan Wiehler, Georg Sigl:
Enhancing the Security of FPGA-SoCs via the Usage of ARM TrustZone and a Hybrid-TPM. 5:1-5:26 - Chen Wu, Mingyu Wang, Xinyuan Chu, Kun Wang, Lei He:
Low-precision Floating-point Arithmetic for High-performance FPGA-based CNN Acceleration. 6:1-6:21
- Deming Chen:
Note from the TRETS EiC about the new Journal-first track in FPT'21. 7e:1 - Franz-Josef Streit, Paul Krüger, Andreas Becher, Stefan Wildermann, Jürgen Teich:
Design and Evaluation of a Tunable PUF Architecture for FPGAs. 7:1-7:27 - Yun Zhou, Pongstorn Maidee, Chris Lavin, Alireza Kaviani, Dirk Stroobandt:
RWRoute: An Open-source Timing-driven Router for Commercial FPGAs. 8:1-8:27 - Seyedramin Rasoulinezhad, Esther Roorda, Steve Wilton, Philip H. W. Leong, David Boland:
Rethinking Embedded Blocks for Machine Learning Applications. 9:1-9:30 - Johannes Menzel, Christian Plessl, Tobias Kenter:
The Strong Scaling Advantage of FPGAs in HPC for N-body Simulations. 10:1-10:30
Volume 15, Number 2, June 2022
- Ken Eguro, Stephen Neuendorffer, Viktor K. Prasanna, Hongbo Rong:
Introduction to Special Issue on FPGAs in Data Centers. 11:1-11:2 - Andrew M. Keller, Michael J. Wirthlin:
The Impact of Terrestrial Radiation on FPGAs in Data Centers. 12:1-12:21 - Mikhail Asiatici, Paolo Ienne:
Request, Coalesce, Serve, and Forget: Miss-Optimized Memory Systems for Bandwidth-Bound Cache-Unfriendly Applications on FPGAs. 13:1-13:33 - Atakan Dogan, Kemal Ebcioglu:
Cloud Building Block Chip for Creating FPGA and ASIC Clouds. 14:1-14:35 - Tobias Alonso, Lucian Petrica, Mario Ruiz, Jakoba Petri-Koenig, Yaman Umuroglu, Ioannis Stamelos, Elias Koromilas, Michaela Blott, Kees A. Vissers:
Elastic-DF: Scaling Performance of DNN Inference in FPGA Clouds through Automatic Partitioning. 15:1-15:34 - Sahand Salamat, Hui Zhang, Yang-Seok Ki, Tajana Rosing:
NASCENT2: Generic Near-Storage Sort Accelerator for Data Analytics on SmartSSD. 16:1-16:29 - Andrea Damiani, Giorgia Fiscaletti, Marco Bacis, Rolando Brondolin, Marco D. Santambrogio:
BlastFunction: A Full-stack Framework Bringing FPGA Hardware Acceleration to Cloud-native Applications. 17:1-17:27 - Paolo D'Alberto, Victor Wu, Aaron Ng, Rahul Nimaiyar, Elliott Delaye, Ashish Sirasao:
xDNN: Inference for Deep Convolutional Neural Networks. 18:1-18:29 - Joel Mandebi Mbongue, Danielle Tchuinkou Kwadjo, Alex Shuping, Christophe Bobda:
Deploying Multi-tenant FPGAs within Linux-based Cloud Infrastructure. 19:1-19:31 - Tom Hogervorst, Razvan Nane, Giacomo Marchiori, Tong Dong Qiu, Markus Blatt, Alf Birger Rustad:
Hardware Acceleration of High-Performance Computational Flow Dynamics Using High-Bandwidth Memory-Enabled Field-Programmable Gate Arrays. 20:1-20:35 - Gongjin Sun, Seongyoung Kang, Sang-Woo Jun:
BurstZ+: Eliminating The Communication Bottleneck of Scientific Computing Accelerators via Accelerated Compression. 21:1-21:34
Volume 15, Number 3, September 2022
- Ken Eguro, Stephen Neuendorffer, Viktor K. Prasanna, Hongbo Rong:
Introduction to Special Issue on FPGAs in Data Centers, Part II. 22:1-22:2 - Naif Tarafdar, Giuseppe Di Guglielmo, Philip C. Harris, Jeffrey D. Krupa, Vladimir Loncar, Dylan S. Rankin, Nhan Tran, Zhenbin Wu, Qianfeng Shen, Paul Chow:
AIgean: An Open Framework for Deploying Machine Learning on Heterogeneous Clusters. 23:1-23:32 - Shulin Zeng, Guohao Dai, Hanbo Sun, Jun Liu, Shiyao Li, Guangjun Ge, Kai Zhong, Kaiyuan Guo, Yu Wang, Huazhong Yang:
A Unified FPGA Virtualization Framework for General-Purpose Deep Neural Networks in the Cloud. 24:1-24:31 - Nikolaos Alachiotis, Panagiotis Skrimponis, Manolis Pissadakis, Dionisios N. Pnevmatikatos:
Scalable Phylogeny Reconstruction with Disaggregated Near-memory Processing. 25:1-25:32
- Stefan Brennsteiner, Tughrul Arslan, John Thompson, Andrew C. McCormick:
A Real-Time Deep Learning OFDM Receiver. 26:1-26:25 - Christian Lienen, Marco Platzner:
Design of Distributed Reconfigurable Robotics Systems with ReconROS. 27:1-27:20 - Eli Cahill, Brad L. Hutchings, Jeffrey Goeders:
Approaches for FPGA Design Assurance. 28:1-28:29 - S. Rasoul Faraji, Pierre Abillama, Kia Bazargan:
Approximate Constant-Coefficient Multiplication Using Hybrid Binary-Unary Computing for FPGAs. 29:1-29:25 - Gaoming Du, Bangyi Chen, Zhenmin Li, Zhenxing Tu, Junjie Zhou, Shenya Wang, Qinghao Zhao, Yongsheng Yin, Xiaolei Wang:
A BNN Accelerator Based on Edge-skip-calculation Strategy and Consolidation Compressed Tree. 30:1-30:20 - Florian Dewald, Johanna Rohde, Christian Hochberger, Heiko Mantel:
Improving Loop Parallelization by a Combination of Static and Dynamic Analyses in HLS. 31:1-31:31 - Eric Matthews, Alec Lu, Zhenman Fang, Lesley Shannon:
Quick-Div: Rethinking Integer Divider Design for FPGA-based Soft-processors. 32:1-32:27 - Esther Roorda, Seyedramin Rasoulinezhad, Philip H. W. Leong, Steven J. E. Wilton:
FPGA Architecture Exploration for DNN Acceleration. 33:1-33:37 - Christophe Bobda, Joel Mandebi Mbongue, Paul Chow, Mohammad Ewais, Naif Tarafdar, Juan Camilo Vega, Ken Eguro, Dirk Koch, Suranga Handagala, Miriam Leeser, Martin C. Herbordt, Hafsah Shahzad, H. Peter Hofstee, Burkhard Ringlein, Jakub Szefer, Ahmed Sanaullah, Russell Tessier:
The Future of FPGA Acceleration in Datacenters and the Cloud. 34:1-34:42
Volume 15, Number 4, December 2022
- Nele Mentens, Leonel Sousa, Pedro Trancoso:
Introduction to the Special Section on FPL 2020. 35:1-35:2 - Runbin Shi, Kaan Kara, Christoph Hagleitner, Dionysios Diamantopoulos, Dimitris Syrivelis, Gustavo Alonso:
Exploiting HBM on FPGAs for Data Processing. 36:1-36:27 - Stefan Nikolic, Grace Zgheib, Paolo Ienne:
Detailed Placement for Dedicated LUT-Level FPGA Interconnect. 37:1-37:33 - Niansong Zhang, Xiang Chen, Nachiket Kapre:
RapidLayout: Fast Hard Block Placement of FPGA-optimized Systolic Arrays Using Evolutionary Algorithm. 38:1-38:23 - Gagandeep Singh, Dionysios Diamantopoulos, Juan Gómez-Luna, Christoph Hagleitner, Sander Stuijk, Henk Corporaal, Onur Mutlu:
Accelerating Weather Prediction Using Near-Memory Reconfigurable Fabric. 39:1-39:27 - Gurshaant Malik, Ian Elmor Lang, Rodolfo Pellizzoni, Nachiket Kapre:
HopliteML: Evolving Application Customized FPGA NoCs with Adaptable Routers and Regulators. 40:1-40:33 - Hayden Cook, Jacob Arscott, Brent George, Tanner Gaskin, Jeffrey Goeders, Brad L. Hutchings:
Inducing Non-uniform FPGA Aging Using Configuration-based Short Circuits. 41:1-41:33 - Philip H. W. Leong:
Introduction to Special Section on FPGA 2021. 42:1 - Alec Lu, Zhenman Fang, Lesley Shannon:
Demystifying the Soft and Hardened Memory Systems of Modern FPGAs for Software Programmers through Microbenchmarking. 43:1-43:33 - Xinyu Chen, Feng Cheng, Hongshi Tan, Yao Chen, Bingsheng He, Weng-Fai Wong, Deming Chen:
ThunderGP: Resource-Efficient Graph Processing Framework on FPGAs with HLS. 44:1-44:31 - Martin Langhammer, Eriko Nurvitadhi, Sergey Gribok, Bogdan Pasca:
Stratix 10 NX Architecture. 45:1-45:32 - Aman Arora, Moinak Ghosh, Samidh Mehta, Vaughn Betz, Lizy K. John:
Tensor Slices: FPGA Building Blocks For The Deep Learning Era. 46:1-46:34 - Kemal Ebcioglu, Ismail San:
Highly Parallel Multi-FPGA System Compilation from Sequential C/C++ Code in the AWS Cloud. 47:1-47:42 - Sathish Panchapakesan, Zhenman Fang, Jian Li:
SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs. 48:1-48:27 - Kahlan Gibson, Esther Roorda, Daniel Holanda Noronha, Steven J. E. Wilton:
Adaptive Clock Management of HLS-generated Circuits on FPGAs. 49:1-49:32 - Krystine Dawn Sherwin, Kevin I-Kai Wang, Prabu Thiagaraj, Ben Stappers, Oliver Sinnen:
Median Filters on FPGAs for Infinite Data and Large, Rectangular Windows. 50:1-50:24 - Jason Cong, Jason Lau, Gai Liu, Stephen Neuendorffer, Peichen Pan, Kees A. Vissers, Zhiru Zhang:
FPGA HLS Today: Successes, Challenges, and Opportunities. 51:1-51:42
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-04-30 20:48 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
