"Request, Coalesce, Serve, and Forget: Miss-Optimized Memory Systems for ..."

Mikhail Asiatici, Paolo Ienne (2022)

> Home

Details and statistics

DOI: 10.1145/3466823

access: closed

type: Journal Article

metadata version: 2022-04-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/trets/AsiaticiI22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/AsiaticiI22
Mikhail Asiatici, Paolo Ienne:
Request, Coalesce, Serve, and Forget: Miss-Optimized Memory Systems for Bandwidth-Bound Cache-Unfriendly Applications on FPGAs. ACM Trans. Reconfigurable Technol. Syst. 15(2): 13:1-13:33 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.