9th SLIP 2007: Austin, Texas, USA

Wire-length and layout sensitivity prediction

Congestion estimation

Process variation

Advanced interconnect architectures

Interconnect technology evaluation

Physical synthesis and on-chip delay optimization

a service of Schloss Dagstuhl - Leibniz Center for Informatics