default search action
Search dblp
Full-text search
- > Home
Please enter a search query
- case-insensitive prefix search: default
e.g., sig matches "SIGIR" as well as "signal" - exact word search: append dollar sign ($) to word
e.g., graph$ matches "graph", but not "graphics" - boolean and: separate words by space
e.g., codd model - boolean or: connect words by pipe symbol (|)
e.g., graph|network
Update May 7, 2017: Please note that we had to disable the phrase search operator (.) and the boolean not operator (-) due to technical problems. For the time being, phrase search queries will yield regular prefix search result, and search terms preceded by a minus will be interpreted as regular (positive) search terms.
Author search results
no matches
Venue search results
no matches
Refine list
refine by author
- no options
- temporarily not available
refine by venue
- no options
- temporarily not available
refine by type
- no options
- temporarily not available
refine by access
- no options
- temporarily not available
refine by year
- no options
- temporarily not available
Publication search results
found 305 matches
- 2024
- Ghassan Shobaki, Pinar Muyan-Özçelik, Josh Hutton, Bruce Linck, Vladislav Malyshenko, Austin Kerbow, Ronaldo Ramirez-Ortega, Vahl Scott Gordon:
Instruction Scheduling for the GPU on the GPU. CGO 2024: 435-447 - Yu Yang, Jordi Altayó González, Ahmed Hemani:
CIS: Composable Instruction Set for Streaming Applications: Design, Modeling, and Scheduling. CoRR abs/2407.00207 (2024) - 2022
- Ghassan Shobaki, Vahl Scott Gordon, Paul McHugh, Theodore Dubois, Austin Kerbow:
Register-Pressure-Aware Instruction Scheduling Using Ant Colony Optimization. ACM Trans. Archit. Code Optim. 19(2): 23:1-23:23 (2022) - Andreas Diavastos, Trevor E. Carlson:
Efficient Instruction Scheduling Using Real-time Load Delay Tracking. ACM Trans. Comput. Syst. 40: 1:1-1:21 (2022) - Can Deng, Zhaoyun Chen, Yang Shi, Xichang Kong, Mei Wen:
Exploring ILP for VLIW Architecture by Quantified Modeling and Dynamic Programming-Based Instruction Scheduling. ASP-DAC 2022: 256-261 - Ghassan Shobaki, Justin Bassett, Mark Heffernan, Austin Kerbow:
Graph transformations for register-pressure-aware instruction scheduling. CC 2022: 41-53 - Hideki Ando:
Segmenting Age Matrices to Improve Instruction Scheduling without Increasing Delay and Area. ICCD 2022: 360-363 - 2021
- Yu Yang, Ahmed Hemani, Kolin Paul:
Scheduling Persistent and Fully Cooperative Instructions. DSD 2021: 229-237 - Yu Yang, Ahmed Hemani, Kolin Paul:
Scheduling Persistent and Fully Cooperative Instructions. FCCM 2021: 274 - Jingting Li, Lin Ling, Chee-Wei Tan:
Blending Peer Instruction with Just-In-Time Teaching: Jointly Optimal Task Scheduling with Feedback for Classroom Flipping. L@S 2021: 117-126 - Lukas Miedema, Benjamin Rouxel, Clemens Grelck:
Task-level Redundancy vs Instruction-level Redundancy against Single Event Upsets in Real-time DAG scheduling. MCSoC 2021: 373-380 - Christos Sakalis, Magnus Själander, Stefanos Kaxiras:
Seeds of SEED: Preventing Priority Inversion in Instruction Scheduling to Disrupt Speculative Interference. SEED 2021: 101-107 - Andreas Diavastos, Trevor E. Carlson:
Efficient Instruction Scheduling using Real-time Load Delay Tracking. CoRR abs/2109.03112 (2021) - 2020
- Mehdi Alipour:
Rethinking Dynamic Instruction Scheduling and Retirement for Efficient Microarchitectures. Uppsala University, Sweden, 2020 - Cyril Six, Sylvain Boulmé, David Monniaux:
Certified and efficient instruction scheduling: application to interlocked VLIW processors. Proc. ACM Program. Lang. 4(OOPSLA): 129:1-129:29 (2020) - Florian Giesemann, Lukas Gerlach, Guillermo Payá Vayá:
Evolutionary Algorithms for Instruction Scheduling, Operation Merging, and Register Allocation in VLIW Compilers. J. Signal Process. Syst. 92(7): 655-678 (2020) - Mehdi Alipour, Stefanos Kaxiras, David Black-Schaffer, Rakesh Kumar:
Delay and Bypass: Ready and Criticality Aware Instruction Scheduling in Out-of-Order Processors. HPCA 2020: 424-434 - 2019
- Roberto Castañeda Lozano, Christian Schulte:
Survey on Combinatorial Register Allocation and Instruction Scheduling. ACM Comput. Surv. 52(3): 62:1-62:50 (2019) - Ghassan Shobaki, Austin Kerbow, Christopher Pulido, William Dobson:
Exploring an Alternative Cost Function for Combinatorial Register-Pressure-Aware Instruction Scheduling. ACM Trans. Archit. Code Optim. 16(1): 1:1-1:30 (2019) - Roberto Castañeda Lozano, Mats Carlsson, Gabriel Hjort Blindell, Christian Schulte:
Combinatorial Register Allocation and Instruction Scheduling. ACM Trans. Program. Lang. Syst. 41(3): 17:1-17:53 (2019) - Zhenghua Gu, Wenqin Wan, Chang Wu:
Latency Minimal Scheduling with Maximum Instruction Parallelism. ASICON 2019: 1-4 - Mehdi Alipour, Rakesh Kumar, Stefanos Kaxiras, David Black-Schaffer:
FIFOrder MicroArchitecture: Ready-Aware Instruction Scheduling for OoO Processors. DATE 2019: 716-721 - 2018
- Roberto Castañeda Lozano:
Constraint-Based Register Allocation and Instruction Scheduling. Royal Institute of Technology, Stockholm, Sweden, 2018 - Shenmin Lv:
An Annealing Memetic Algorithm for Instructional Scheduling. Int. J. Emerg. Technol. Learn. 13(11): 17-28 (2018) - Kim-Anh Tran, Trevor E. Carlson, Konstantinos Koukos, Magnus Själander, Vasileios Spiliopoulos, Stefanos Kaxiras, Alexandra Jimborean:
Static Instruction Scheduling for High Performance on Limited Hardware. IEEE Trans. Computers 67(4): 513-527 (2018) - Henry Wong, Vaughn Betz, Jonathan Rose:
High-Performance Instruction Scheduling Circuits for Superscalar Out-of-Order Soft Processors. ACM Trans. Reconfigurable Technol. Syst. 11(1): 1:1-1:22 (2018) - Tony Nowatzki, Newsha Ardalani, Karthikeyan Sankaralingam, Jian Weng:
Hybrid optimization/heuristic instruction scheduling for programmable accelerator codesign. PACT 2018: 36:1-36:15 - Yuanbo Fan, Tianyu Jia, Jie Gu, Simone Campanoni, Russ Joseph:
Compiler-guided instruction-level clock scheduling for timing speculative processors. DAC 2018: 40:1-40:6 - Marin Abernethy, Oliver Sinnen, Joel C. Adams, Giuseppe De Ruvo, Nasser Giacaman:
ParallelAR: An Augmented Reality App and Instructional Approach for Learning Parallel Programming Scheduling Concepts. IPDPS Workshops 2018: 324-331 - Sumanta Pyne:
Scheduling of Hybrid Battery-Supercapacitor Control Instructions for Longevity in Systems with Power Gating. ISLPED 2018: 45:1-45:6
skipping 275 more matches
loading more results
failed to load more results, please try again later
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from , , and to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
retrieved on 2024-09-26 06:06 CEST from data curated by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint