"On the Role of Hardware Reset in Synchronous Sequential Circuit Test ..."

Irith Pomeranz, Sudhakar M. Reddy (1994)

> Home

Details and statistics

DOI: 10.1109/12.312119

access: closed

type: Journal Article

metadata version: 2017-05-20

- view
  authority control:
- export record
  dblp key:
  - journals/tc/PomeranzR94a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/PomeranzR94a
Irith Pomeranz, Sudhakar M. Reddy:
On the Role of Hardware Reset in Synchronous Sequential Circuit Test Generation. IEEE Trans. Computers 43(9): 1100-1105 (1994)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.