Dongsuk Shin

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Hyun-Woo Lee

> Home > Persons > Dongsuk Shin

Publications

2011
[j7]
- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/YunLSK11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/YunLSK11
Won-Joo Yun, Hyun-Woo Lee, Dongsuk Shin, Suki Kim:
A 3.57 Gb/s/pin Low Jitter All-Digital DLL With Dual DCC Circuit for GDDR3 DRAM in 54-nm CMOS Technology. IEEE Trans. Very Large Scale Integr. Syst. 19(9): 1718-1722 (2011)
2009
[j6]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/ieiceee/YunLSCK09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieiceee/YunLSCK09
Won-Joo Yun, Hyun-Woo Lee, Dongsuk Shin, Young-Jung Choi, Suki Kim:
Coverage expandable current type code controlled DCC with TDC-based range selector. IEICE Electron. Express 6(5): 205-210 (2009)
2008
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/esscirc/ShinYLCKK08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/ShinYLCKK08
Dongsuk Shin, Won-Joo Yun, Hyun-Woo Lee, Young-Jung Choi, Suki Kim, Chulwoo Kim:
A 0.17-1.4GHz low-jitter all digital DLL with TDC-based DCC using pulse width detection scheme. ESSCIRC 2008: 82-85
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/YunLSKYLLSKCSSCMKLCPKCAY08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/YunLSKYLLSKCSSCMKLCPKCAY08
Won-Joo Yun, Hyun-Woo Lee, Dongsuk Shin, Shin-Deok Kang, Ji-Yeon Yang, Hyeng-Ouk Lee, Dong-Uk Lee, Sujeong Sim, Young-Ju Kim, Won-Jun Choi, Keun-Soo Song, Sang-Hoon Shin, Hyang-Hwa Choi, Hyung-Wook Moon, Seung-Wook Kwack, Jung-Woo Lee, Young-Kyoung Choi, Nak-Kyu Park, Kwan-Weon Kim, Young-Jung Choi, Jin-Hong Ahn, Ye Seok Yang:
A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology. ISSCC 2008: 282-283

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.