default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDSize Zheng 0001
Person information
- affiliation: ByteDance, China
- affiliation (former): Peking University, Beijing, China
Other persons with the same name
- Size Zheng 0002 — Chengdu University of Technology, Chengdu, Sichuan, China
- Size Zheng 0003 — DeepSeek-AI
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2025
[i8]Shulai Zhang, Ningxin Zheng, Haibin Lin, Ziheng Jiang, Wenlei Bao, Chengquan Jiang, Qi Hou, Weihao Cui, Size Zheng, Li-Wen Chang, Quan Chen, Xin Liu:
Comet: Fine-grained Computation-communication Overlapping for Mixture-of-Experts. CoRR abs/2502.19811 (2025)- [i7]Size Zheng, Jin Fang, Xuegui Zheng, Qi Hou, Wenlei Bao, Ningxin Zheng, Ziheng Jiang, Dongyang Wang, Jianxi Ye, Haibin Lin, Li-Wen Chang, Xin Liu:
TileLink: Generating Efficient Compute-Communication Overlapping Kernels using Tile-Centric Primitives. CoRR abs/2503.20313 (2025) - [i6]Zihao Zheng, Xiuping Cui, Size Zheng, Maoliang Li, Jiayu Chen, Yun (Eric) Liang, Xiang Chen:
MoQa: Rethinking MoE Quantization with Multi-stage Data-model Distribution Awareness. CoRR abs/2503.21135 (2025) - [i5]Size Zheng, Wenlei Bao, Qi Hou, Xuegui Zheng, Jin Fang, Chenhui Huang, Tianqi Li, Haojie Duanmu, Renze Chen, Ruifan Xu, Yifan Guo, Ningxin Zheng, Ziheng Jiang, Xinyi Di, Dongyang Wang, Jianxi Ye, Haibin Lin, Li-Wen Chang, Liqiang Lu, Yun Liang, Jidong Zhai, Xin Liu:
Triton-distributed: Programming Overlapping Kernels on Distributed AI Systems with the Triton Compiler. CoRR abs/2504.19442 (2025) - 2024
- [j2]Liqiang Lu
, Zizhang Luo, Size Zheng, Jieming Yin, Jason Cong, Yun Liang, Jianwei Yin:
Rubick: A Unified Infrastructure for Analyzing, Exploring, and Implementing Spatial Architectures via Dataflow Decomposition. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 43(4): 1177-1190 (2024) - [c16]Renze Chen, Zijian Ding, Size Zheng, Chengrui Zhang, Jingwen Leng, Xuanzhe Liu, Yun Liang:
MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN. ASPLOS (3) 2024: 607-621 - [c15]Cong Li, Zhe Zhou, Size Zheng, Jiaxi Zhang, Yun Liang, Guangyu Sun:
SpecPIM: Accelerating Speculative Inference on PIM-Enabled System via Architecture-Dataflow Co-Exploration. ASPLOS (3) 2024: 950-965 - [c14]Hanyu Zhang, Liqiang Lu, Siwei Tan, Size Zheng, Jia Yu, Jianwei Yin:
SpREM: Exploiting Hamming Sparsity for Fast Quantum Readout Error Mitigation. DAC 2024: 91:1-91:6 - [c13]Renze Chen, Zijian Ding, Size Zheng, Meng Li, Yun Liang:
MoteNN: Memory Optimization via Fine-grained Scheduling for Deep Neural Networks on Tiny Devices. DAC 2024: 102:1-102:6 - [c12]Size Zheng, Renze Chen, Meng Li, Zihao Ye, Luis Ceze, Yun Liang:
vMCU: Coordinated Memory Management and Kernel Optimization for DNN Inference on MCUs. MLSys 2024 - [c11]Yilong Zhao, Chien-Yu Lin, Kan Zhu, Zihao Ye, Lequn Chen, Size Zheng, Luis Ceze, Arvind Krishnamurthy, Tianqi Chen, Baris Kasikci:
Atom: Low-Bit Quantization for Efficient and Accurate LLM Serving. MLSys 2024 - [c10]Renze Chen, Zhuofeng Wang, Beiquan Cao, Tong Wu, Size Zheng, Xiuhong Li, Xuechao Wei, Shengen Yan, Meng Li, Yun Liang:
ArkVale: Efficient Generative LLM Inference with Recallable Key-Value Eviction. NeurIPS 2024 - [i4]Size Zheng, Renze Chen, Meng Li, Zihao Ye, Luis Ceze, Yun Liang:
vMCU: Coordinated Memory Management and Kernel Optimization for DNN Inference on MCUs. CoRR abs/2406.06542 (2024) - [i3]Hanshi Sun, Li-Wen Chang, Wenlei Bao, Size Zheng, Ningxin Zheng, Xin Liu, Harry Dong, Yuejie Chi, Beidi Chen:
ShadowKV: KV Cache in Shadows for High-Throughput Long-Context LLM Inference. CoRR abs/2410.21465 (2024) - 2023
- [c9]Zizhang Luo, Liqiang Lu, Size Zheng, Jieming Yin, Jason Cong, Jianwei Yin, Yun Liang:
Rubick: A Synthesis Framework for Spatial Architectures via Dataflow Decomposition. DAC 2023: 1-6 - [c8]Size Zheng, Siyuan Chen, Yun Liang:
Memory and Computation Coordinated Mapping of DNNs onto Complex Heterogeneous SoC. DAC 2023: 1-6 - [c7]Size Zheng, Siyuan Chen, Peidi Song, Renze Chen, Xiuhong Li, Shengen Yan, Dahua Lin, Jingwen Leng, Yun Liang:
Chimera: An Analytical Optimizing Framework for Effective Compute-intensive Operators Fusion. HPCA 2023: 1113-1126 - [c6]Xiuping Cui, Size Zheng, Tianyu Jia, Le Ye, Yun Liang:
ARES: A Mapping Framework of DNNs Towards Diverse PIMs with General Abstractions. ICCAD 2023: 1-9 - [c5]Size Zheng, Siyuan Chen, Siyuan Gao, Liancheng Jia, Guangyu Sun, Runsheng Wang, Yun Liang:
TileFlow: A Framework for Modeling Fusion Dataflow via Tree-based Analysis. MICRO 2023: 1271-1288 - [i2]Yilong Zhao, Chien-Yu Lin, Kan Zhu, Zihao Ye, Lequn Chen, Size Zheng, Luis Ceze, Arvind Krishnamurthy, Tianqi Chen, Baris Kasikci:
Atom: Low-bit Quantization for Efficient and Accurate LLM Serving. CoRR abs/2310.19102 (2023) - 2022
- [j1]Size Zheng, Renze Chen, Yicheng Jin, Anjiang Wei, Bingyang Wu, Xiuhong Li, Shengen Yan, Yun Liang:
NeoFlow: A Flexible Framework for Enabling Efficient Compilation for High Performance DNN Training. IEEE Trans. Parallel Distributed Syst. 33(11): 3220-3232 (2022) - [c4]Size Zheng, Renze Chen, Anjiang Wei, Yicheng Jin, Qin Han, Liqiang Lu, Bingyang Wu, Xiuhong Li, Shengen Yan, Yun Liang:
AMOS: enabling automatic mapping for tensor computations on spatial accelerators with hardware abstraction. ISCA 2022: 874-887 - 2021
- [c3]Qingcheng Xiao, Size Zheng, Bingzhe Wu, Pengcheng Xu, Xuehai Qian, Yun Liang:
HASCO: Towards Agile HArdware and Software CO-design for Tensor Computation. ISCA 2021: 1055-1068 - [i1]Qingcheng Xiao, Size Zheng, Bingzhe Wu, Pengcheng Xu, Xuehai Qian, Yun Liang:
HASCO: Towards Agile HArdware and Software CO-design for Tensor Computation. CoRR abs/2105.01585 (2021) - 2020
- [c2]Size Zheng, Yun Liang, Shuo Wang, Renze Chen, Kaiwen Sheng:
FlexTensor: An Automatic Schedule Exploration and Optimization Framework for Tensor Computation on Heterogeneous System. ASPLOS 2020: 859-873 - [c1]Yi-Hsiang Lai, Hongbo Rong, Size Zheng, Weihao Zhang, Xiuping Cui, Yunshan Jia, Jie Wang, Brendan Sullivan, Zhiru Zhang, Yun Liang, Youhui Zhang, Jason Cong, Nithin George, Jose Alvarez, Christopher J. Hughes, Pradeep Dubey:
SuSy: A Programming Model for Productive Construction of High-Performance Systolic Arrays on FPGAs. ICCAD 2020: 73:1-73:9
Coauthor Index
aka: Yun (Eric) Liang
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2025-05-28 21:38 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
