default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDMike Ignatowski
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
Journal Articles
- 2019
[j6]Dylan C. Stow
, Amin Farmahini Farahani, Sudhanva Gurumurthi, Michael Ignatowski, Yuan Xie:
Power Profiling of Modern Die-Stacked Memory. IEEE Comput. Archit. Lett. 18(2): 132-135 (2019)- 2017
- [j5]Marko Scrbak, Mahzabeen Islam, Krishna M. Kavi, Mike Ignatowski, Nuwan Jayasena:
Exploring the Processing-in-Memory design space. J. Syst. Archit. 75: 59-67 (2017) - 2015
- [j4]Krishna M. Kavi, Stefano Pianelli, Giandomenico Pisano, Giuseppe Regina, Mike Ignatowski:
Memory organizations for 3D-DRAMs and PCMs in processor memory hierarchy. J. Syst. Archit. 61(10): 539-552 (2015) - [j3]Michael J. Schulte, Mike Ignatowski, Gabriel H. Loh, Bradford M. Beckmann, William C. Brantley, Sudhanva Gurumurthi, Nuwan Jayasena, Indrani Paul, Steven K. Reinhardt, Gregory Rodgers:
Achieving Exascale Capabilities through Heterogeneous Computing. IEEE Micro 35(4): 26-36 (2015) - 2005
- [j2]Alan F. Benner, Michael Ignatowski, Jeffrey A. Kash, Daniel M. Kuchta, Mark B. Ritter:
Exploitation of optical interconnects in future server architectures. IBM J. Res. Dev. 49(4-5): 755-776 (2005) - 2001
- [j1]Richard E. Matick, Thomas J. Heller, Michael Ignatowski:
Analytical analysis of finite cache penalty and cycles per instruction of a multiprocessor memory hierarchy using miss rates and queuing theory. IBM J. Res. Dev. 45(6): 819-842 (2001)
Conference and Workshop Papers
- 2024
- [c17]Alan Smith, Gabriel H. Loh, Michael J. Schulte, Mike Ignatowski, Samuel Naffziger, Mike Mantor, Nathan Kalyanasundharam, Vamsi Alla, Nicholas Malaya, Joseph L. Greathouse, Eric Chapman, Raja Swaminathan:
Realizing the AMD Exascale Heterogeneous Processor Vision : Industry Product. ISCA 2024: 876-889 - 2023
- [c16]Gabriel H. Loh, Michael J. Schulte, Mike Ignatowski, Vignesh Adhinarayanan, Shaizeen Aga, Derrick Aguren, Varun Agrawal, Ashwin M. Aji, Johnathan Alsop, Paul T. Bauman, Bradford M. Beckmann, Majed Valad Beigi, Sergey Blagodurov, Travis Boraten, Michael Boyer, William C. Brantley, Noel Chalmers, Shaoming Chen, Kevin Cheng, Michael L. Chu, David Cownie, Nicholas Curtis, Joris Del Pino, Nam Duong, Alexandru Dutu, Yasuko Eckert, Christopher Erb, Chip Freitag, Joseph L. Greathouse, Sudhanva Gurumurthi, Anthony Gutierrez, Khaled Hamidouche, Sachin Hossamani, Wei Huang, Mahzabeen Islam, Nuwan Jayasena, John Kalamatianos, Onur Kayiran, Jagadish Kotra, Alan Lee, Daniel Lowell, Niti Madan, Abhinandan Majumdar, Nicholas Malaya, Srilatha Manne, Susumu Mashimo, Damon McDougall, Elliot Mednick, Michael Mishkin, Mark Nutter, Indrani Paul, Matthew Poremba, Brandon Potter, Kishore Punniyamurthy, Sooraj Puthoor, Steven E. Raasch, Karthik Rao, Gregory Rodgers, Marko Scrbak, Mohammad Seyedzadeh, John Slice, Vilas Sridharan, René van Oostrum, Eric Van Tassell, Abhinav Vishnu, Samuel Wasmundt, Mark Wilkening, Noah Wolfe, Mark Wyse, Adithya Yalavarti, Dmitri Yudanov:
A Research Retrospective on AMD's Exascale Computing Journey. ISCA 2023: 81:1-81:14 - 2019
- [c15]Shaizeen Aga, Nuwan Jayasena, Mike Ignatowski:
Co-ML: a case for <u>co</u>llaborative <u>ML</u> acceleration using near-data processing. MEMSYS 2019: 506-517 - 2018
- [c14]Amin Farmahini Farahani, Sudhanva Gurumurthi, Gabriel H. Loh, Michael Ignatowski:
Challenges of High-Capacity DRAM Stacks and Potential Directions. MCHPC@SC 2018: 4-13 - 2017
- [c13]Thiruvengadam Vijayaraghavan, Yasuko Eckert, Gabriel H. Loh, Michael J. Schulte, Mike Ignatowski, Bradford M. Beckmann, William C. Brantley, Joseph L. Greathouse, Wei Huang, Arun Karunanithi, Onur Kayiran, Mitesh R. Meswani, Indrani Paul, Matthew Poremba, Steven Raasch, Steven K. Reinhardt, Greg Sadowski, Vilas Sridharan:
Design and Analysis of an APU for Exascale Computing. HPCA 2017: 85-96 - 2015
- [c12]Marko Scrbak, Mahzabeen Islam, Krishna M. Kavi, Mike Ignatowski, Nuwan Jayasena:
Processing-in-Memory: Exploring the Design Space. ARCS 2015: 43-54 - [c11]David Roberts, Amin Farmahini Farahani, Kevin Cheng, Nathan Hu, David Mayhew, Michael Ignatowski:
NMI: A new memory interface to enable innovation. Hot Chips Symposium 2015: 1 - [c10]Mitesh R. Meswani, Sergey Blagodurov, David Roberts, John Slice, Mike Ignatowski, Gabriel H. Loh:
Heterogeneous memory architectures: A HW/SW approach for mixing die-stacked and off-package memories. HPCA 2015: 126-136 - 2014
- [c9]Krishna M. Kavi, Stefano Pianelli, Giandomenico Pisano, Giuseppe Regina, Mike Ignatowski:
3D DRAM and PCMs in Processor Memory Hierarchy. ARCS 2014: 183-195 - [c8]Mahzabeen Islam, Marko Scrbak, Krishna M. Kavi, Mike Ignatowski, Nuwan Jayasena:
Improving Node-Level MapReduce Performance Using Processing-in-Memory Technologies. Euro-Par Workshops (2) 2014: 425-437 - [c7]Dong Ping Zhang, Nuwan Jayasena, Alexander Lyashevsky, Joseph L. Greathouse, Lifan Xu, Michael Ignatowski:
TOP-PIM: throughput-oriented programmable processing in memory. HPDC 2014: 85-98 - [c6]Mitesh R. Meswani, Gabriel H. Loh, Sergey Blagodurov, David Roberts, John Slice, Mike Ignatowski:
Toward efficient programmer-managed two-level memory hierarchies in exascale computers. Co-HPC@SC 2014: 9-16 - 2013
- [c5]Jared Sherman, Krishna M. Kavi, Brandon Potter, Mike Ignatowski:
A Multi-core Memory Organization for 3-D DRAM as Main Memory. ARCS 2013: 62-73 - [c4]Dong Ping Zhang, Nuwan Jayasena, Alexander Lyashevsky, Joseph L. Greathouse, Mitesh R. Meswani, Mark Nutter, Mike Ignatowski:
A new perspective on processing-in-memory architecture design. MSPC@PLDI 2013: 7:1-7:3 - 2012
- [c3]Ademola Fawibe, Jared Sherman, Krishna M. Kavi, Mike Ignatowski, David Mayhew:
New Memory Organizations for 3D DRAM and PCMs. ARCS 2012: 200-211 - 2008
- [c2]Syed M. Alam, Mike Ignatowski, Yuan Xie:
Technology, CAD tools, and designs for emerging 3D integration technology. ACM Great Lakes Symposium on VLSI 2008: 1-2 - 2007
- [c1]Kerry Bernstein, Paul S. Andry, Jerome Cann, Philip G. Emma, David Greenberg, Wilfried Haensch, Mike Ignatowski, Steven J. Koester, John Magerlein, Ruchir Puri, Albert M. Young:
Interconnects in the Third Dimension: Design Challenges for 3D ICs. DAC 2007: 562-567
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-10-07 22:10 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
