Yu Cao 0001

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Minkyu Kim 0001

> Home > Persons > Yu Cao 0001

Publications

2019
[j57]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/YinKKLBKCS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/YinKKLBKCS19
Shihui Yin, Minkyu Kim, Deepak Kadetotad, Yang Liu, Chisung Bae, Sang Joon Kim, Yu Cao, Jae-sun Seo:
A 1.06- $\mu$ W Smart ECG Processor in 65-nm CMOS for Real-Time Biometric Authentication and Personal Cardiac Monitoring. IEEE J. Solid State Circuits 54(8): 2316-2326 (2019)
[j56]
- view
  authority control:
- export record
  dblp key:
  - journals/tcas/KimMKWHCS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/KimMKWHCS19
Minkyu Kim, Abinash Mohanty, Deepak Kadetotad, Luning Wei, Xiaofei He, Yu Cao, Jae-sun Seo:
A Real-Time 17-Scale Object Detection Accelerator With Adaptive 2000-Stage Classification in 65 nm CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 66-I(10): 3843-3853 (2019)
2017
[c98]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/KimMKSWSHCS17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/KimMKSWSHCS17
Minkyu Kim, Abinash Mohanty, Deepak Kadetotad, Naveen Suda, Luning Wei, Pooja Saseendran, Xiaofei He, Yu Cao, Jae-sun Seo:
A real-time 17-scale object detection accelerator with adaptive 2000-stage classification in 65nm CMOS. ASP-DAC 2017: 21-22
[c94]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/KimMKSWSHCS17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/KimMKSWSHCS17
Minkyu Kim, Abinash Mohanty, Deepak Kadetotad, Naveen Suda, Luning Wei, Pooja Saseendran, Xiaofei He, Yu Cao, Jae-sun Seo:
A real-time 17-scale object detection accelerator with adaptive 2000-stage classification in 65nm CMOS. ISCAS 2017: 1-4
[c93]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/MaKCVS17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/MaKCVS17
Yufei Ma, Minkyu Kim, Yu Cao, Sarma B. K. Vrudhula, Jae-sun Seo:
End-to-end scalable FPGA accelerator for deep residual networks. ISCAS 2017: 1-4
2016
[c85]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/MohantySKVSC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/MohantySKVSC16
Abinash Mohanty, Naveen Suda, Minkyu Kim, Sarma B. K. Vrudhula, Jae-sun Seo, Yu Cao:
High-performance face detection with CPU-FPGA acceleration. ISCAS 2016: 117-120
2015
[c76]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/MaKCSV15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/MaKCSV15
Yufei Ma, Minkyu Kim, Yu Cao, Jae-sun Seo, Sarma B. K. Vrudhula:
Energy-efficient reconstruction of compressively sensed bioelectrical signals with stochastic computing circuits. ICCD 2015: 443-446

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.