![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
VLSI-SoC 2013: Istanbul, Turkey - Selected Papers
- Alex Orailoglu, H. Fatih Ugurdag, Luís Miguel Silveira, Martin Margala, Ricardo Reis:
VLSI-SoC: At the Crossroads of Emerging Trends - 21st IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2013, Istanbul, Turkey, October 6-9, 2013, Revised and Extended Selected Papers. IFIP Advances in Information and Communication Technology 461, Springer 2015, ISBN 978-3-319-23798-5 - Kosuke Oshima, Takeshi Matsumoto, Masahiro Fujita:
Debugging Methods Through Identification of Appropriate Functions for Internal Gates. 1-22 - Nathaniel A. Conos, Saro Meguerdichian, Miodrag Potkonjak:
Gate Sizing Under Uncertainty. 23-47 - Sk Subidh Ali
, Samah Mohamed Saeed, Ozgur Sinanoglu
, Ramesh Karri
:
New Scan-Based Attack Using Only the Test Mode and an Input Corruption Countermeasure. 48-68 - Yuan Ren, Tobias G. Noll:
Quantitative Optimization and Early Cost Estimation of Low-Power Hierarchical-Architecture SRAMs Based on Accurate Cost Models. 69-93 - Ali Fazli Yeknami, Atila Alvandpour:
Low-Power Low-Voltage ΔΣ Modulator Using Switched-Capacitor Passive Filters. 94-118 - Seogoo Lee, Andreas Gerstlauer:
Fine Grain Precision Scaling for Datapath Approximations in Digital Signal Processing Systems. 119-143 - Michael Schaffner, Pascal A. Hager, Lukas Cavigelli
, Z. Fang, Pierre Greisen, Frank K. Gürkaynak, Aljoscha Smolic, Hubert Kaeslin, Luca Benini
:
A Complete Real-Time Feature Extraction and Matching System Based on Semantic Kernels Binarized. 144-167 - Kyprianos Papadimitriou
, Sotiris Thomas, Apostolos Dollas:
An FPGA-Based Real-Time System for 3D Stereo Matching, Combining Absolute Differences and Census with Aggregation and Belief Propagation. 168-187 - Mohand Bentobache
, Ahcène Bounceur, Reinhardt Euler, Salvador Mir, Yann Kieffer:
Minimizing Test Frequencies for Linear Analog Circuits: New Models and Efficient Solution Methods. 188-207 - Davide Sabena, Matteo Sonza Reorda
, Luca Sterpone
:
Partition-Based Faults Diagnosis of a VLIW Processor. 208-226 - Abdulkadir Akin, Luis Manuel Gaemperle, Halima Najibi, Alexandre Schmid
, Yusuf Leblebici:
Enhanced Compressed Look-up-Table Based Real-Time Rectification Hardware. 227-248 - Andreas Minwegen, Dominik Auras, Gerd Ascheid:
A Flexible ASIC for Time-Domain Decision-Directed Channel Estimation in MIMO-OFDM Systems. 249-265
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.