"Gate Sizing Under Uncertainty."

Nathaniel A. Conos, Saro Meguerdichian, Miodrag Potkonjak (2013)

> Home

Details and statistics

DOI: 10.1007/978-3-319-23799-2_2

access: open

type: Conference or Workshop Paper

metadata version: 2019-10-31

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - conf/vlsi/ConosMP13a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/ConosMP13a
Nathaniel A. Conos, Saro Meguerdichian, Miodrag Potkonjak:
Gate Sizing Under Uncertainty. VLSI-SoC (Selected Papers) 2013: 23-47

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.