10th SLIP 2008: Newcastle, UK

FPGA interconnect modeling and architectures

Timing optimization

Multi-core architectures

High-performance communication links

On-chip communication

Physical synthesis and on-chip delay optimization

a service of Schloss Dagstuhl - Leibniz Center for Informatics