"Interconnection lengths and delays estimation for communication links in ..."

Terrence S. T. Mak et al. (2008)

> Home

Details and statistics

DOI: 10.1145/1353610.1353612

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/slip/MakSCL08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/slip/MakSCL08
Terrence S. T. Mak, N. Pete Sedcole, Peter Y. K. Cheung, Wayne Luk:
Interconnection lengths and delays estimation for communication links in FPGAs. SLIP 2008: 1-10

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.