PACT 2005:
Saint Louis,
MO,
USA
14th International Conference on Parallel Architecture and Compilation Techniques (PACT 2005), 17-21 September 2005, St. Louis, MO, USA.
IEEE Computer Society 2005, ISBN 0-7695-2429-X
Introduction
- Message from the General Chair.
- Message from the Program Chair.
- Tutorials and Workshops.
- Committees.
- Reviewers.
Keynote Address
Profiling
CMPs and Consistency
- John D. Davis, James Laudon, Kunle Olukotun:
Maximizing CMP Throughput with Mediocre Cores.
51-62
- Austen McDonald, JaeWoong Chung, Hassan Chafi, Chi Cao Minh, Brian D. Carlstrom, Lance Hammond, Christos Kozyrakis, Kunle Olukotun:
Characterization of TCC on Chip-Multiprocessors.
63-74
- Thomas F. Wenisch, Stephen Somogyi, Nikolaos Hardavellas, Jangwoo Kim, Chris Gniady, Anastassia Ailamaki, Babak Falsafi:
Store-Ordered Streaming of Shared Memory.
75-86
Dynamic Optimization (Track I)
Compiler Analysis A (Track II)
Keynote Address
Compiling for Novel Architectures
- Alexandre E. Eichenberger, Kathryn M. O'Brien, Kevin O'Brien, Peng Wu, Tong Chen, Peter H. Oden, Daniel A. Prener, Janice C. Shepherd, Byoungro So, Zehra Sura, Amy Wang, Tao Zhang, Peng Zhao, Michael Gschwind:
Optimizing Compiler for the CELL Processor.
161-172
- Ben Wun, Jeremy Buhler, Patrick Crowley:
Exploiting Coarse-Grained Parallelism to Accelerate Protein Motif Finding with a Network Processor.
173-184
- Changhao Jiang, Marc Snir:
Automatic Tuning Matrix Multiplication Performance on Graphics Hardware.
185-196
VLIW and Performance Analysis
- Hongtao Zhong, Kevin Fan, Scott A. Mahlke, Michael S. Schlansker:
A Distributed Control Path Architecture for VLIW Processors.
197-206
- Enric Gibert, Jaume Abella, F. Jesús Sánchez, Xavier Vera, Antonio González:
Variable-Based Multi-module Data Caches for Clustered VLIW Processors.
207-217
- Nathan L. Binkert, Lisa R. Hsu, Ali G. Saidi, Ronald G. Dreslinski, Andrew L. Schultz, Steven K. Reinhardt:
Performance Analysis of System Overheads in TCP/IP Workloads.
218-230
Microarchitecture (Track I)
Compiler Analysis B (Track II)
Reliability and Fault Tolerance
Memory
Last update Wed Feb 15 05:08:26 2012
CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page