"A layout synthesis methodology for array-type analog blocks."

Geert Van der Plas et al. (2002)

Details and statistics

DOI: 10.1109/TCAD.2002.1004309

access: closed

type: Journal Article

metadata version: 2020-09-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics