"SleepRunner: A 28-nm FDSOI ULP Cortex-M0 MCU With ULL SRAM and UFBR PVT ..."

David Bol et al. (2021)

Details and statistics

DOI: 10.1109/JSSC.2021.3056219

access: closed

type: Journal Article

metadata version: 2023-10-25

a service of  Schloss Dagstuhl - Leibniz Center for Informatics