"Delay fault models for VLSI circuits1."

Irith Pomeranz, Sudhakar M. Reddy (1998)

> Home

Details and statistics

DOI: 10.1016/S0167-9260(98)00019-4

access: closed

type: Journal Article

metadata version: 2020-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/PomeranzR98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/PomeranzR98
Irith Pomeranz, Sudhakar M. Reddy:
Delay fault models for VLSI circuits1. Integr. 26(1-2): 21-40 (1998)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.