Stop the war!
Остановите войну!
for scientists:
default search action
"CMOS Gate Sizing under Delay Constraint."
Alexandre Verle et al. (2003)
- Alexandre Verle, Xavier Michel, Philippe Maurine, Nadine Azémard, Daniel Auvergne:
CMOS Gate Sizing under Delay Constraint. PATMOS 2003: 60-69
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.