"A 2.6mW 6b 2.2GS/s 4-times interleaved fully dynamic pipelined ADC in 40nm ..."

Bob Verbruggen et al. (2010)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2010.5433925

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/VerbruggenCKWP10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/VerbruggenCKWP10
Bob Verbruggen, Jan Craninckx, Maarten Kuijk, Piet Wambacq, Geert Van der Plas:
A 2.6mW 6b 2.2GS/s 4-times interleaved fully dynamic pipelined ADC in 40nm digital CMOS. ISSCC 2010: 296-297

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.