"4.6 A 144Kb Annealing System Composed of 9× 16Kb Annealing Processor ..."

Takashi Takemoto et al. (2021)

> Home

Details and statistics

DOI: 10.1109/ISSCC42613.2021.9365748

access: closed

type: Conference or Workshop Paper

metadata version: 2021-03-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/TakemotoYYHTSMY21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/TakemotoYYHTSMY21
Takashi Takemoto, Kasho Yamamoto, Chihiro Yoshimura, Masato Hayashi, Masafumi Tada, Hiroaki Saito, Mayumi Mashimo, Masanao Yamaoka:
4.6 A 144Kb Annealing System Composed of 9× 16Kb Annealing Processor Chips with Scalable Chip-to-Chip Connections for Large-Scale Combinatorial Optimization Problems. ISSCC 2021: 64-66

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.