"Post-synthesis sleep transistor insertion for leakage power optimization ..."

Houman Homayoun et al. (2010)

> Home

Details and statistics

DOI: 10.1109/ISQED.2010.5450530

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isqed/HomayounGBVK10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isqed/HomayounGBVK10
Houman Homayoun, Shahin Golshan, Eli Bozorgzadeh, Alexander V. Veidenbaum, Fadi J. Kurdahi:
Post-synthesis sleep transistor insertion for leakage power optimization in clock tree networks. ISQED 2010: 499-507

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.