"Communication architecture tuners: a methodology for the design of ..."

Kanishka Lahiri et al. (2000)

> Home

Details and statistics

DOI: 10.1145/337292.337561

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/LahiriRLD00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LahiriRLD00
Kanishka Lahiri, Anand Raghunathan, Ganesh Lakshminarayana, Sujit Dey:
Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips. DAC 2000: 513-518

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.