"Sequential equivalence checking of clock-gated circuits."

Yu-Yun Dai, Kei-Yong Khoo, Robert K. Brayton (2015)

> Home

Details and statistics

DOI: 10.1145/2744769.2744910

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/DaiKB15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/DaiKB15
Yu-Yun Dai, Kei-Yong Khoo, Robert K. Brayton:
Sequential equivalence checking of clock-gated circuits. DAC 2015: 51:1-51:6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.