default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDMartin Straka
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
Books and Theses
- 2013
[b1]Martin Straka:
Metodologie pro návrh číslicových obvodů se zvýšenou spolehlivostí ; Methodology of highly reliable systems design. Brno University of Technology, Czech Republic, 2013
Journal Articles
- 2022
- [j2]Martin Straka
, Martin Hricko:
Software system design for solution of effective material layout for the needs of production and logistics. Wirel. Networks 28(2): 873-882 (2022) - 2013
- [j1]Martin Straka, Jan Kastil, Zdenek Kotásek, Lukas Miculka:
Fault tolerant system design and SEU injection based testing. Microprocess. Microsystems 37(2): 155-173 (2013)
Conference and Workshop Papers
- 2013
- [c12]Karel Szurman, Jan Kastil, Martin Straka, Zdenek Kotásek:
Fault tolerant CAN bus control system implemented into FPGA. DDECS 2013: 289-292 - [c11]Lukas Miculka, Martin Straka, Zdenek Kotásek:
Methodology for Fault Tolerant System Design Based on FPGA into Limited Redundant Area. DSD 2013: 227-234 - 2012
- [c10]Martin Straka, Lukas Miculka, Jan Kastil, Zdenek Kotásek:
Test platform for fault tolerant systems design properties verification. DDECS 2012: 336-341 - [c9]Jan Kastil, Martin Straka, Lukas Miculka, Zdenek Kotásek:
Dependability Analysis of Fault Tolerant Systems Based on Partial Dynamic Reconfiguration Implemented into FPGA. DSD 2012: 250-257 - 2011
- [c8]Martin Straka, Jan Kastil, Jaroslav Novotný, Zdenek Kotásek:
Advanced fault tolerant bus for multicore system implemented in FPGA. DDECS 2011: 397-398 - [c7]Martin Straka, Jan Kastil, Zdenek Kotásek:
SEU Simulation Framework for Xilinx FPGA: First Step towards Testing Fault Tolerant Systems. DSD 2011: 223-230 - 2010
- [c6]Martin Straka, Jan Kastil, Zdenek Kotásek:
Modern fault tolerant architectures based on partial dynamic reconfiguration in FPGAs. DDECS 2010: 173-176 - [c5]Martin Straka, Jan Kastil, Zdenek Kotásek:
Fault Tolerant Structure for SRAM-Based FPGA via Partial Dynamic Reconfiguration. DSD 2010: 365-372 - 2009
- [c4]Martin Straka, Zdenek Kotásek:
High Availability Fault Tolerant Architectures Implemented into FPGAs. DSD 2009: 108-115 - 2008
- [c3]Martin Straka, Zdenek Kotásek, Jan Winter:
Digital Systems Architectures Based on On-line Checkers. DSD 2008: 81-87 - 2007
- [c2]Martin Straka, Jiri Tobola, Zdenek Kotásek:
Checker Design for On-line Testing of Xilinx FPGA Communication Protocols. DFT 2007: 152-160 - [c1]Jiri Tobola, Zdenek Kotásek, Jan Korenek, Tomás Martínek, Martin Straka:
Online Protocol Testing for FPGA Based Fault Tolerant Systems. DSD 2007: 676-679
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-08-13 21:47 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
