"SEU Simulation Framework for Xilinx FPGA: First Step towards Testing Fault ..."

Martin Straka, Jan Kastil, Zdenek Kotásek (2011)

> Home

Details and statistics

DOI: 10.1109/DSD.2011.32

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  authority control:
- export record
  dblp key:
  - conf/dsd/StrakaKK11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/StrakaKK11
Martin Straka, Jan Kastil, Zdenek Kotásek:
SEU Simulation Framework for Xilinx FPGA: First Step towards Testing Fault Tolerant Systems. DSD 2011: 223-230

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.