default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDAbhishek Jain 0003
Person information
- affiliation: STMicroelectronics, Greater Noida, India
- affiliation: Padua University, Information Engineering Department, Italy
- affiliation: Jaypee Institute of Information Technology, ECE Department, Noida, India
Other persons with the same name
- Abhishek Jain — disambiguation page
- Abhishek Jain 0001 — Colorado State University, Fort Collins, CO, USA
- Abhishek Jain 0002
![[0000-0002-3572-7643]](https://dblp.uni-trier.de/img/orcid-mark.12x12.png "0000-0002-3572-7643")
— Johns Hopkins University, USA (and 2 more) - Abhishek Jain 0004 — Georgia Institute of Technology, Atlanta, GA, USA
- Abhishek Jain 0005 — North Carolina State University, Department of Electrical Engineering, Raleigh, NC, USA
- Abhishek Jain 0006 — State University of New York, Cloud and Big Data Laboratory, Binghamton, NY, USA
- Abhishek Jain 0007 — Indian Institute of Technology, Department of Electronics and Electrical Communication Engineering Kharagpur, India
- Abhishek Jain 0008 — Thapar Institute of Engineering and Technology, Department of Computer Science and Engineering, Patiala, India
- Abhishek Jain 0009 — Amity University, Computer Science and Engineering, Amity School of Engineering and Technology, Noida, India
- Abhishek Jain 0010 — Rensselaer Polytechnic Institute, Department of Mechanical, AeroSpace and Nuclear Engineering, Troy, NY, USA
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2022
[j2]Abhishek Jain, Andrea Mario Veggetti, Dennis Crippa, Antonio Benfante, Simone Gerardin, Marta Bagatin:
Radiation Tolerant Multi-Bit Flip-Flop System With Embedded Timing Pre-Error Sensing. IEEE J. Solid State Circuits 57(9): 2878-2890 (2022)- 2020
- [c9]Abhishek Jain, Andrea Veggetti, Dennis Crippa, Antonio Benfante, Simone Gerardin, Marta Bagatin:
Single Phase Clock Based Radiation Tolerant D Flip-flop Circuit. IOLTS 2020: 1-6
2010 – 2019
- 2017
- [c8]Souhir Mhira, Vincent Huard, Ahmed Benhassain, Florian Cacho, Sylvie Naudet, Abhishek Jain, C. R. Parthasarathy, Alain Bravaix:
Dynamic aging compensation and Safety measures in Automotive environment. IOLTS 2017: 106-112 - [c7]Souhir Mhira, Vincent Huard, Ahmed Benhassain, Florian Cacho, David Meyer, Sylvie Naudet, Abhishek Jain, C. R. Parthasarathy, Alain Bravaix:
Cognitive approach to support dynamic aging compensation. ITC 2017: 1-7 - 2016
- [j1]Abhishek Jain, Richa Gupta:
Unified and Modular Modeling and Functional Verification Framework of Real-Time Image Signal Processors. VLSI Design 2016: 7283471:1-7283471:14 (2016) - [c6]Florian Cacho, Ahmed Benhassain, Souhir Mhira, Ajith Sivadasan, Vincent Huard, P. Cathelin, Vincent Knopik, Abhishek Jain, C. R. Parthasarathy, Lorena Anghel:
Activity profiling: Review of different solutions to develop reliable and performant design. IOLTS 2016: 47-50 - 2015
- [c5]Ahmed Benhassain, Florian Cacho, Vincent Huard, M. Saliva, Lorena Anghel, C. R. Parthasarathy, Abhishek Jain, Fabien Giner:
Timing in-situ monitors: Implementation strategy and applications results. CICC 2015: 1-4 - [c4]Abhishek Jain, Richa Gupta:
Scaling the UVM_REG Model towards Automation and Simplicity of Use. VLSID 2015: 164-169 - 2014
- [i3]Abhishek Jain, Piyush Kumar Gupta, Hima Gupta, Sachish Dhar:
Accelerating SystemVerilog UVM Based VIP to Improve Methodology for Verification of Image Signal Processing Designs Using HW Emulator. CoRR abs/1401.3554 (2014) - [i2]Abhishek Jain, Hima Gupta, Sandeep Jana, Krishna Kumar:
Early Development of UVM based Verification Environment of Image Signal Processing Designs using TLM Reference Model of RTL. CoRR abs/1408.1150 (2014) - 2013
- [i1]Abhishek Jain, Giuseppe Bonanno, Hima Gupta, Ajay Goyal:
Generic System Verilog Universal Verification Methodology based Reusable Verification Environment for Efficient Verification of Image Signal Processing IPs/SoCs. CoRR abs/1301.2858 (2013) - 2012
- [c3]Abhishek Jain, Andrea Veggetti, Dennis Crippa, Pierluigi Rolandi:
On-chip delay measurement circuit. ETS 2012: 1-6 - 2010
- [c2]Abhishek Jain, Andrea Veggetti, Dennis Crippa, Pierluigi Rolandi:
An On-Chip Flip-Flop Characterization Circuit. PATMOS 2010: 41-50
2000 – 2009
- 2008
- [c1]Abhishek Jain, Madhur Agrawal, Abhinav Gupta, Vineet Khandelwal:
A novel approach to video matting using automated scribbling by motion analysis. VECIMS 2008: 25-30
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-11-11 22:24 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
