default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDWei He 0015
Person information
- affiliation: China Telecom BestPay Coompany Ltd., Shanghai, China
- affiliation (PhD 2014): Technical University of Madrid, Spain
Other persons with the same name
- Wei He (aka: He Wei) — disambiguation page
- Wei He 0001
![[0000-0002-8944-9861]](https://dblp.uni-trier.de/img/orcid-mark.12x12.png "0000-0002-8944-9861")
— University of Science and Technology Beijing, School of Automation and Electrical Engineering, China (and 2 more) - Wei He 0002 — University of Waterloo, Department of Electrical and Computer Engineering, ON, Canada
- Wei He 0003 — RIKEN Center for Advanced Intelligence Project, Tokyo, Japan (and 1 more)
- Wei He 0004 — Chinese University of Hong Kong, Department of Economics, Hong Kong
- Wei He 0005 — Macquarie University, Department of Cognitive Science, Sydney, NSW, Australia
- Wei He 0006 — Hong Kong Polytechnic University, Faculty of Business, Department of Management and Marketing, Hong Kong
- Wei He 0007 — Guang Dong University of Technology, School of Information Engineering, Guangzhou, China (and 1 more)
- Wei He 0008 — Harbin University of Science and Technology, Harbin University of Science and Technology, China (and 1 more)
- Wei He 0009 — Chinese Academy of Sciences, Shanghai Institute of Microsystem of Information Technology, China
- Wei He 0010 — Huaihua College, College of Music and Dancing, China (and 2 more)
- Wei He 0011 — Hefei University of Technology, School of Electrical Engineering and Automation, China
- Wei He 0012 — University of Maryland, College Park, MD, USA
- Wei He 0013 — Chongqing University, Chongqing, China
- Wei He 0014 — Baidu Inc., Beijing, China (and 1 more)
- Wei He 0016 — Changchun University of Science and Technology, China
- Wei He 0017 — Guangxi Normal University, Guilin, China
- Wei (Joy) He (aka: Wei He 0018) — Texas Tech University, Rawls College of Business, Lubbock, TX, USA (and 2 more)
- Wei He 0019 — Nanjing University of Information Science and Technology, School of Automation, China
- Wei He 0020 — Shandong University, Joint SDU-NTU Centre for Artificial Intelligence Research, C-FAIR, Software School, China
- Wei He 0021 — Hunan Institute of Science and Technology, School of Information Science and Engineering, China (and 2 more)
- Wei He 0022 — Xinyang Normal University, Department of Computer Science and Technology, China (and 1 more)
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
[c16]Bo Yu, Huajie Shen, Qian Xu, Wei He, Wankui Mao, Qing Zhang, Fan Zhang:
HQsFL: A Novel Training Strategy for Constructing High-performance and Quantum-safe Federated Learning. AsiaCCS 2024- 2022
- [j13]Zixiao Wang, Biyao Che, Liang Guo, Yang Du, Ying Chen, Jizhuang Zhao, Wei He:
PipeFL: Hardware/Software co-Design of an FPGA Accelerator for Federated Learning. IEEE Access 10: 98649-98661 (2022) - 2021
- [j12]Guorui Xu, Fan Zhang, Bolin Yang, Xinjie Zhao, Wei He, Kui Ren:
Pushing the Limit of PFA: Enhanced Persistent Fault Analysis on Block Ciphers. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 40(6): 1102-1116 (2021) - 2020
- [j11]Fan Zhang, Bolin Yang, Xiaofei Dong, Sylvain Guilley, Zhe Liu, Wei He, Fangguo Zhang, Kui Ren:
Side-Channel Analysis and Countermeasure Design on ARM-Based Quantum-Resistant SIKE. IEEE Trans. Computers 69(11): 1681-1693 (2020)
2010 – 2019
- 2018
- [j10]Debapriya Basu Roy, Shivam Bhasin, Jean-Luc Danger, Sylvain Guilley, Wei He, Debdeep Mukhopadhyay, Zakaria Najm, Xuan Thuy Ngo:
The Conflicted Usage of RLUTs for Security-Critical Applications on FPGA. J. Hardw. Syst. Secur. 2(2): 162-178 (2018) - [j9]Fan Zhang, Xiaoxuan Lou, Xinjie Zhao, Shivam Bhasin, Wei He, Ruyi Ding, Samiya Qureshi, Kui Ren:
Persistent Fault Analysis on Block Ciphers. IACR Trans. Cryptogr. Hardw. Embed. Syst. 2018(3): 150-172 (2018) - 2017
- [j8]Fan Zhang, Xinjie Zhao, Wei He, Shivam Bhasin, Shize Guo:
Low-cost design of stealthy hardware trojan for bit-level fault attacks on block ciphers. Sci. China Inf. Sci. 60(4): 48102 (2017) - [j7]Liang Geng, Fan Zhang, Jizhong Shen, Wei He, Shivam Bhasin, Xinjie Zhao, Shize Guo:
Transistor level SCA-resistant scheme based on fluctuating power logic. Sci. China Inf. Sci. 60(10): 109401:1-109401:3 (2017) - [j6]Jakub Breier, Wei He, Shivam Bhasin, Dirmanto Jap, Samuel Chef, Hock Guan Ong, Chee Lip Gan:
Extensive Laser Fault Injection Profiling of 65 nm FPGA. J. Hardw. Syst. Secur. 1(3): 237-251 (2017) - [j5]Jakub Breier, Wei He, Dirmanto Jap, Shivam Bhasin, Anupam Chattopadhyay:
Attacks in Reality: the Limits of Concurrent Error Detection Codes Against Laser Fault Injection. J. Hardw. Syst. Secur. 1(4): 298-310 (2017) - [j4]Hao Chen, Tao Wang, Fan Zhang, Xinjie Zhao, Wei He, Lumin Xu, Yunfei Ma:
Stealthy Hardware Trojan Based Algebraic Fault Analysis of HIGHT Block Cipher. Secur. Commun. Networks 2017: 8051728:1-8051728:15 (2017) - [c15]Wei He, Jakub Breier, Shivam Bhasin, Noriyuki Miura, Makoto Nagata:
An FPGA-compatible PLL-based sensor against fault injection attack. ASP-DAC 2017: 39-40 - [c14]Jakub Breier, Shivam Bhasin, Wei He:
An electromagnetic fault injection sensor using Hogge phase-detector. ISQED 2017: 307-312 - [i1]Jakub Breier, Wei He:
Multiple Fault Attack on PRESENT with a Hardware Trojan Implementation in FPGA. CoRR abs/1702.08208 (2017) - 2016
- [c13]Dirmanto Jap, Wei He, Shivam Bhasin:
Supervised and unsupervised machine learning for side-channel based Trojan detection. ASAP 2016: 17-24 - [c12]Wei He, Jakub Breier, Shivam Bhasin, Anupam Chattopadhyay:
Bypassing Parity Protected Cryptography using Laser Fault Injection in Cyber-Physical System. CPSS@AsiaCCS 2016: 15-21 - [c11]Noriyuki Miura, Zakaria Najm, Wei He, Shivam Bhasin, Xuan Thuy Ngo, Makoto Nagata, Jean-Luc Danger:
PLL to the rescue: a novel EM fault countermeasure. DAC 2016: 90:1-90:6 - [c10]Wei He, Jakub Breier, Shivam Bhasin, Noriyuki Miura, Makoto Nagata:
Ring Oscillator under Laser: Potential of PLL-based Countermeasure against Laser Fault Injection. FDTC 2016: 102-113 - [c9]Wei He, Jakub Breier, Shivam Bhasin:
Cheap and Cheerful: A Low-Cost Digital Sensor for Detecting Laser Fault Injection Attacks. SPACE 2016: 27-46 - [c8]Wei He, Jakub Breier, Shivam Bhasin, Dirmanto Jap, Hock Guan Ong, Chee Lip Gan:
Comprehensive Laser Sensitivity Profiling and Data Register Bit-Flips for Cryptographic Fault Attacks in 65 Nm FPGA. SPACE 2016: 47-65 - 2015
- [j3]Wei He, Shivam Bhasin, Andrés Otero, Tarik Graba, Eduardo de la Torre, Jean-Luc Danger:
Sophisticated security verification on routing repaired balanced cell-based dual-rail logic against side channel analysis. IET Inf. Secur. 9(1): 1-13 (2015) - [j2]Shivam Bhasin, Jean-Luc Danger, Sylvain Guilley, Wei He:
Exploiting FPGA Block Memories for Protected Cryptographic Implementations. ACM Trans. Reconfigurable Technol. Syst. 8(3): 16:1-16:16 (2015) - [c7]Wei He, Dirmanto Jap:
Dual-rail active protection system against side-channel analysis in FPGAs. ASAP 2015: 64-65 - [c6]Jakub Breier, Wei He:
Multiple Fault Attack on PRESENT with a Hardware Trojan Implementation in FPGA. SIoT 2015: 58-64 - [c5]Wei He, Dirmanto Jap, Alexander Herrmann:
Process Variation Evaluation Using RO PUF for Enhancing SCA-Resistant Dual-Rail Implementation. WISA 2015: 16-27 - 2014
- [j1]Wei He, Andrés Otero, Eduardo de la Torre, Teresa Riesgo:
Customized and automated routing repair toolset towards side-channel analysis resistant dual rail logic. Microprocess. Microsystems 38(8): 899-910 (2014) - 2013
- [c4]Shivam Bhasin, Wei He, Sylvain Guilley, Jean-Luc Danger:
Exploiting FPGA block memories for protected cryptographic implementations. ReCoSoC 2013: 1-8 - 2012
- [c3]Wei He, Eduardo de la Torre, Teresa Riesgo:
An Interleaved EPE-Immune PA-DPL Structure for Resisting Concentrated EM Side Channel Attacks on FPGA Implementation. COSADE 2012: 39-53 - [c2]Wei He, Andrés Otero, Eduardo de la Torre, Teresa Riesgo:
Automatic generation of identical routing pairs for FPGA implemented DPL logic. ReConFig 2012: 1-6 - 2011
- [c1]Wei He, Eduardo de la Torre, Teresa Riesgo:
A Precharge-Absorbed DPL Logic for Reducing Early Propagation Effects on FPGA Implementations. ReConFig 2011: 217-222
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-10-31 21:11 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
