![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
Wonchan Kim
Person information
Refine list
![note](https://dblp.uni-trier.de/img/note-mark.dark.12x12.png)
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2000 – 2009
- 2007
- [j25]Hoesam Jeong, Byoung-Joo Yoo, Cheol Kyu Han, Sang-Yoon Lee, Kang-Yoon Lee, Suhwan Kim, Deog-Kyoon Jeong, Wonchan Kim:
A 0.25-µm CMOS 1.9-GHz PHS RF Transceiver With a 150-kHz Low-IF Architecture. IEEE J. Solid State Circuits 42(6): 1318-1327 (2007) - [c6]Do-Hwan Oh, Deok-Soo Kim, Suhwan Kim, Deog-Kyoon Jeong, Wonchan Kim:
A 2.8Gb/s All-Digital CDR with a 10b Monotonic DCO. ISSCC 2007: 222-598 - 2006
- [j24]Jaeha Kim, Jeong-Kyoum Kim, Bong-Joon Lee, Namhoon Kim, Deog-Kyoon Jeong, Wonchan Kim:
A 20-GHz phase-locked loop for 40-gb/s serializing transmitter in 0.13-μm CMOS. IEEE J. Solid State Circuits 41(4): 899-908 (2006) - [j23]Hwi-Cheol Kim, Deog-Kyoon Jeong, Wonchan Kim:
A partially switched-opamp technique for high-speed low-power pipelined analog-to-digital converters. IEEE Trans. Circuits Syst. I Regul. Pap. 53-I(4): 795-801 (2006) - 2005
- [j22]Hyung-Rok Lee, Moon-Sang Hwang, Bong-Joon Lee, Young-Deok Kim, Dohwan Oh, Jaeha Kim, Sang-Hyun Lee, Deog-Kyoon Jeong, Wonchan Kim:
A 1.2-V-only 900-mW 10 gb ethernet transceiver and XAUI interface with robust VCO tuning technique. IEEE J. Solid State Circuits 40(11): 2148-2158 (2005) - [j21]Hyungki Huh, Yido Koo, Kang-Yoon Lee, Yeonkyeong Ok, Sungho Lee, Daehyun Kwon, Jeongwoo Lee, Joonbae Park, Kyeongho Lee, Deog-Kyoon Jeong, Wonchan Kim:
Comparison frequency doubling and charge pump matching techniques for dual-band ΔΣ fractional-N frequency synthesizer. IEEE J. Solid State Circuits 40(11): 2228-2236 (2005) - 2003
- [j20]Kang-Yoon Lee, Seung-Wook Lee, Yido Koo, Hyoung-Ki Huh, Hee-Young Nam, Jeong-Woo Lee, Joonbae Park, Kyeongho Lee, Deog-Kyoon Jeong, Wonchan Kim:
Full-CMOS 2-GHz WCDMA direct conversion transmitter and receiver. IEEE J. Solid State Circuits 38(1): 43-53 (2003) - [c5]Yeon-Jae Jung, Hoesam Jeong, Eunseok Song, Jungho Lee, Seung-Wook Lee, Donghyeon Seo, Inho Song, Sanghun Jung, Joonbae Park, Deog-Kyoon Jeong, Wonchan Kim:
A dual-mode direct-conversion CMOS transceiver for Bluetooth and 802.11b. ESSCIRC 2003: 225-228 - 2002
- [j19]Yido Koo, Hyungki Huh, Yongsik Cho, Jeongwoo Lee, Joonbae Park, Kyeongho Lee, Deog-Kyoon Jeong, Wonchan Kim:
A fully integrated CMOS frequency synthesizer with charge-averaging charge pump and dual-path loop filter for PCS- and cellular-CDMA wireless systems. IEEE J. Solid State Circuits 37(5): 536-542 (2002) - [j18]Sungkyung Park, Gyudong Kim, Sin-Chong Park, Wonchan Kim:
A digital-to-analog converter based on differential-quad switching. IEEE J. Solid State Circuits 37(10): 1335-1338 (2002) - [j17]Sang-Hyun Lee, Moon-Sang Hwang, Youngdon Choi, Sungjoon Kim, Yongsam Moon, Bong-Joon Lee, Deog-Kyoon Jeong, Wonchan Kim, Young-June Park, Gijung Ahn:
A 5-Gb/s 0.25-μm CMOS jitter-tolerant variable-interval oversampling clock/data recovery circuit. IEEE J. Solid State Circuits 37(12): 1822-1830 (2002) - 2001
- [j16]Yeon-Jae Jung, Seung-Wook Lee, Daeyun Shim, Wonchan Kim, Changhyun Kim, Soo-In Cho:
A dual-loop delay-locked loop using multiple voltage-controlled delay lines. IEEE J. Solid State Circuits 36(5): 784-791 (2001) - [j15]Kyeongho Lee, Joonbae Park, Jeong-Woo Lee, Seung-Wook Lee, Hyung Ki Huh, Deog-Kyoon Jeong, Wonchan Kim:
A single-chip 2.4-GHz direct-conversion CMOS receiver for wireless local loop using multiphase reduced frequency conversion technique. IEEE J. Solid State Circuits 36(5): 800-809 (2001) - [j14]Jungho Lee, Joonbae Park, Byungjoon Song, Wonchan Kim:
Split-level precharge differential logic: a new type of high-speed charge-recycling differential logic. IEEE J. Solid State Circuits 36(8): 1276-1280 (2001) - [j13]Sungkyung Park, Wonchan Kim:
Design of a 1.8 GHz low-noise amplifier for RF front-end in a 0.8 μm CMOS technology. IEEE Trans. Consumer Electron. 47(1): 10-15 (2001)
1990 – 1999
- 1999
- [j12]Jeong-Woo Lee, Dong-Jin Min, Jiyoun Kim, Wonchan Kim:
A 600-dpi capacitive fingerprint sensor chip and image-synthesis technique. IEEE J. Solid State Circuits 34(4): 469-475 (1999) - [j11]Daeyun Shim, Dong-Yun Lee, Sanghun Jung, Chang-Hyun Kim, Wonchan Kim:
An analog synchronous mirror delay for high-speed DRAM application. IEEE J. Solid State Circuits 34(4): 484-493 (1999) - [j10]Joonbae Park, Jeongho Lee, Wonchan Kim:
Current sensing differential logic: a CMOS logic for high reliability and flexibility. IEEE J. Solid State Circuits 34(6): 904-908 (1999) - [j9]Yido Koo, Wonchan Kim:
An image resolution enhancing technique using adaptive sub-pixel interpolation for digital still camera system. IEEE Trans. Consumer Electron. 45(1): 118-123 (1999) - [j8]Keewook Jung, Changsik Yoo, Hyun-Kyu Yu, Wonchui Song, Wonchan Kim:
A process and environment tolerant 3V, 2 GHz VCO with 0.8 μm CMOS technology. IEEE Trans. Consumer Electron. 45(1): 171-175 (1999) - [c4]Seung-Wook Lee, Daeyun Shim, Yeon-Jae Jung, Dong-Yun Lee, Chang-Hyun Kim, Wonchan Kim:
A load-adaptive, low switching-noise data output buffer. ISCAS (1) 1999: 39-42 - [c3]Joonbae Park, Yido Koo, Wonchan Kim:
A Semi-Digital Delay Locked Loop for Clock Skew Minimization. VLSI Design 1999: 584-588 - 1998
- [j7]Changsik Yoo, Seung-Wook Lee, Wonchan Kim:
A ±1.5-V, 4-MHz CMOS continuous-time filter with a single-integrator based tuning. IEEE J. Solid State Circuits 33(1): 18-27 (1998) - [c2]Changsik Yoo, Wonchan Kim:
A ±1.5V 4MHz Low-Pass Gm-C Filter in CMOS. ASP-DAC 1998: 341-342 - 1996
- [j6]Byungsoo Chang, Joonbae Park, Wonchan Kim:
A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flops. IEEE J. Solid State Circuits 31(5): 749-752 (1996) - [j5]Gyudong Kim, Min-Kyu Kim, Byoung-Soo Chang, Wonchan Kim:
A low-voltage, low-power CMOS delay element. IEEE J. Solid State Circuits 31(7): 966-971 (1996) - 1995
- [j4]Changsik Yoo, Min-Kyu Kim, Wonchan Kim:
A static power saving TTL-to-CMOS input buffer. IEEE J. Solid State Circuits 30(5): 616-620 (1995) - [j3]Daejeong Kim, Jaejin Park, Sungjoon Kim, Deog-Kyoon Jeong, Wonchan Kim:
A single chip iΔ-Σ ADC with a built-in variable gain stage and DAC with a charge integrating subconverter for a 5 V 9600-b/s modem. IEEE J. Solid State Circuits 30(8): 940-943 (1995) - 1994
- [j2]Wonchan Kim, Joongsik Kih, Gyudong Kim, Sanghun Jung, Gijung Ahn:
An experimental high-density DRAM cell with a built-in gain stage. IEEE J. Solid State Circuits 29(8): 978-981 (1994) - [j1]In-Yeol Lee, Gyudong Kim, Wonchan Kim:
Exponential curvature-compensated BiCMOS bandgap references. IEEE J. Solid State Circuits 29(11): 1396-1403 (1994) - [c1]Daejong Kim, Jaejin Park, Sungjoon Kim, Deog-Kyoon Jeong, Wonchan Kim:
A Multibit Delta-Sigma D/A Converter Using a Charge Integrating Sub-Converter. ISCAS 1994: 319-322
Coauthor Index
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-24 23:01 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint