José Ángel Díaz-Madrid

◀ ▶ joint publications with Ginés Doménech-Asensi

> Home > Persons > José Ángel Díaz-Madrid

Publications

2023
[c8]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/Domenech-Asensi23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/Domenech-Asensi23
Ginés Doménech-Asensi, Ramón Ruiz Merino, Juan Zapata-Pérez, José Ángel Díaz-Madrid:
A 12T SRAM in-Memory Computing differential current architecture for CNN implementations. ISCAS 2023: 1-5
2021
[j5]
- view
  authority control:
- export record
  dblp key:
  - journals/cssp/Diaz-MadridDMZM21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/Diaz-MadridDMZM21
José Ángel Díaz-Madrid, Ginés Doménech-Asensi, J. Javier Martínez-Álvarez, Juan Zapata-Pérez, Ramón Ruiz Merino:
Joint Implementation of the Sharing OTA and Bias Current Regulation Techniques in an 11-Bit 10 MS/s Pipelined ADC. Circuits Syst. Signal Process. 40(2): 515-528 (2021)
2020
[j4]
- view
  authority control:
- export record
  dblp key:
  - journals/jrtip/Domenech-Asensi20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jrtip/Domenech-Asensi20
Ginés Doménech-Asensi, Juan Zapata-Pérez, Ramón Ruiz Merino, José-Alejandro López Alcantud, José Ángel Díaz-Madrid, Víctor Manuel Brea Sánchez, Paula López:
All-hardware SIFT implementation for real-time VGA images feature extraction. J. Real Time Image Process. 17(2): 371-382 (2020)
[c7]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/Diaz-MadridDMZ020
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/Diaz-MadridDMZ020
José Ángel Díaz-Madrid, Ginés Doménech-Asensi, Ramón Ruiz Merino, Juan Zapata-Pérez, José Javier Martínez:
Mixed Signal Multiply and Adder Parallel Circuit for Deep Learning Convolution Operations. ISCAS 2020: 1-5
2018
[j3]
- view
  authority control:
- export record
  dblp key:
  - journals/ijcta/Rubio-IbanezRDM18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcta/Rubio-IbanezRDM18
Pablo Rubio-Ibáñez, Ramón Ruiz Merino, Ginés Doménech-Asensi, J. Javier Martínez-Álvarez, Juan Zapata-Pérez, José Ángel Díaz-Madrid, José-Alejandro López Alcantud:
An all-hardware implementation of the subpixel refinement stage in SIFT algorithm. Int. J. Circuit Theory Appl. 46(9): 1690-1702 (2018)
2017
[c6]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/Diaz-MadridDAO17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/Diaz-MadridDAO17
José Ángel Díaz-Madrid, Ginés Doménech-Asensi, José-Alejandro López Alcantud, M. Oberst:
An 11-bit 20-MSample/s pipelined ADC with OTA bias current regulation to optimize power dissipation. ISCAS 2017: 1-4
2013
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/ijcta/Domenech-Asensi13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcta/Domenech-Asensi13
Ginés Doménech-Asensi, José Ángel Díaz-Madrid, Ramón Ruiz Merino:
Synthesis of CMOS analog circuit VHDL-AMS descriptions using parameterizable macromodels. Int. J. Circuit Theory Appl. 41(7): 732-742 (2013)
2010
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/ijcta/Diaz-MadridHD10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcta/Diaz-MadridHD10
José Ángel Díaz-Madrid, Juan Hinojosa, Ginés Doménech-Asensi:
Fuzzy logic technique for accurate analog circuits macromodel sizing. Int. J. Circuit Theory Appl. 38(3): 307-319 (2010)
2009
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/date/Diaz-MadridNHDR09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/Diaz-MadridNHDR09
José Ángel Díaz-Madrid, Harald Neubauer, Hans Hauer, Ginés Doménech-Asensi, Ramón Ruiz Merino:
Power reduction of a 12-bit 40-MS/s pipeline ADC exploiting partial amplifier sharing. DATE 2009: 369-373
2008
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/Domenech-AsensiHRD08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/Domenech-AsensiHRD08
Ginés Doménech-Asensi, Juan Hinojosa, Ramón Ruiz Merino, José Ángel Díaz-Madrid:
Accurate and reusable macromodeling technique using a fuzzy-logic approach. ISCAS 2008: 508-511
2007
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/iwinac/Diaz-MadridMHBD07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iwinac/Diaz-MadridMHBD07
José Ángel Díaz-Madrid, Pedro Monsalve-Campillo, Juan Hinojosa, María Victoria Rodellar Biarge, Ginés Doménech-Asensi:
Improvement of ANNs Performance to Generate Fitting Surfaces for Analog CMOS Circuits. IWINAC (2) 2007: 19-27
2003
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/iwann/Domenech-AsensiRHD03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iwann/Domenech-AsensiRHD03
Ginés Doménech-Asensi, Ramón Ruiz Merino, Hans Hauer, José Ángel Díaz-Madrid:
Current Mode CMOS Synthesis of a Motor-Control Neural System. IWANN (2) 2003: 25-32

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.