Muhammad M. Khellah

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Fatih Hamzaoglu

> Home > Persons > Muhammad M. Khellah

Publications

2021
[j31]
- view
  authority control:
- export record
  dblp key:
  - journals/micro/IyerDIKCHKHK21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/micro/IyerDIKCHKHK21
Ravi R. Iyer, Vivek De, Ramesh Illikkal, David A. Koufaty, Bhushan Chitlur, Andrew Herdrich, Muhammad M. Khellah, Fatih Hamzaoglu, Eric Karl:
Advances in Microprocessor Cache Architectures Over the Last 25 Years. IEEE Micro 41(6): 78-88 (2021)
2010
[j18]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/SomasekharSPHKKZ10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/SomasekharSPHKKZ10
Dinesh Somasekhar, Balaji Srinivasan, Gunjan Pandya, Fatih Hamzaoglu, Muhammad M. Khellah, Tanay Karnik, Kevin Zhang:
Multi-Phase 1 GHz Voltage Doubler Charge Pump in 32 nm Logic Process. IEEE J. Solid State Circuits 45(4): 751-758 (2010)
2009
[j16]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/KhellahKYSKBPHC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KhellahKYSKBPHC09
Muhammad M. Khellah, Nam-Sung Kim, Yibin Ye, Dinesh Somasekhar, Tanay Karnik, Nitin Borkar, Gunjan Pandya, Fatih Hamzaoglu, Tom Coan, Yih Wang, Kevin Zhang, Clair Webb, Vivek De:
Process, Temperature, and Supply-Noise Tolerant 45nm Dense Cache Arrays With Diffusion-Notch-Free (DNF) 6T SRAM Cells and Dynamic Multi-Vcc Circuits. IEEE J. Solid State Circuits 44(4): 1199-1208 (2009)
2007
[j9]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/KhellahSYKHRSTB07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KhellahSYKHRSTB07
Muhammad M. Khellah, Dinesh Somasekhar, Yibin Ye, Nam-Sung Kim, Jason Howard, Gregory Ruhl, Murad Sunna, James W. Tschanz, Nitin Borkar, Fatih Hamzaoglu, Gunjan Pandya, Ali Farhang, Kevin Zhang, Vivek De:
A 256-Kb Dual-V_CC SRAM Building Block in 65-nm CMOS Process With Actively Clamped Sleep Transistor. IEEE J. Solid State Circuits 42(1): 233-242 (2007)
2006
[c7]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/KhellahKHRYTSBH06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/KhellahKHRYTSBH06
Muhammad M. Khellah, Nam-Sung Kim, Jason Howard, Gregory Ruhl, Yibin Ye, James W. Tschanz, Dinesh Somasekhar, Nitin Borkar, Fatih Hamzaoglu, Gunjan Pandya, Ali Farhang, Kevin Zhang, Vivek De:
A 4.2GHz 0.3mm2 256kb Dual-V_cc SRAM Building Block in 65nm CMOS. ISSCC 2006: 2572-2581

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.