Stefan Frehse

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Robert Wille

> Home > Persons > Stefan Frehse

Publications

2019
[j6]
- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/HuhnFWD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/HuhnFWD19
Sebastian Huhn, Stefan Frehse, Robert Wille, Rolf Drechsler:
Determining Application-Specific Knowledge for Improving Robustness of Sequential Circuits. IEEE Trans. Very Large Scale Integr. Syst. 27(4): 875-887 (2019)
2017
[c13]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/HuhnFWD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/HuhnFWD17
Sebastian Huhn, Stefan Frehse, Robert Wille, Rolf Drechsler:
Enhancing robustness of sequential circuits using application-specific knowledge and formal methods. ASP-DAC 2017: 182-187
2012
[j4]
- view
  - electronic edition @ oldcitypublishing.com
  - no references & citations available
- export record
  dblp key:
  - journals/mvl/SoekenFWD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mvl/SoekenFWD12
Mathias Soeken, Stefan Frehse, Robert Wille, Rolf Drechsler:
RevKit: A Toolkit for Reversible Circuit Design. J. Multiple Valued Log. Soft Comput. 18(1): 55-65 (2012)
2011
[j3]
- view
  authority control:
- export record
  dblp key:
  - journals/integration/WilleGFDD11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/WilleGFDD11
Robert Wille, Daniel Große, Stefan Frehse, Gerhard W. Dueck, Rolf Drechsler:
Debugging reversible circuits. Integr. 44(1): 51-61 (2011)
[c10]
- view
  authority control:
- export record
  dblp key:
  - conf/africon/ZhangFWD11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/africon/ZhangFWD11
Hongyan Zhang, Stefan Frehse, Robert Wille, Rolf Drechsler:
Determining minimal testsets for reversible circuits using Boolean satisfiability. AFRICON 2011: 1-6
[c8]
- view
  authority control:
- export record
  dblp key:
  - conf/rc/SoekenFWD11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rc/SoekenFWD11
Mathias Soeken, Stefan Frehse, Robert Wille, Rolf Drechsler:
RevKit: An Open Source Toolkit for the Design of Reversible Circuits. RC 2011: 64-76
2010
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/glvlsi/JungFWD10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/JungFWD10
Jean Christoph Jung, Stefan Frehse, Robert Wille, Rolf Drechsler:
Enhancing debugging of multiple missing control errors in reversible logic. ACM Great Lakes Symposium on VLSI 2010: 465-470
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/ismvl/FrehseWD10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/FrehseWD10
Stefan Frehse, Robert Wille, Rolf Drechsler:
Efficient Simulation-Based Debugging of Reversible Logic. ISMVL 2010: 156-161
2009
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/date/WilleGFDD09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/WilleGFDD09
Robert Wille, Daniel Große, Stefan Frehse, Gerhard W. Dueck, Rolf Drechsler:
Debugging of Toffoli networks. DATE 2009: 1284-1289

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.