Google
Google Scholar
MS Academic
CiteSeerX
CORE
Semantic ScholarVLSI-SoC 2016: Tallinn, Estonia - Selected Papers
Thomas Hollstein, Jaan Raik, Sergei Kostin, Anton Tsertov, Ian O'Connor, Ricardo Reis:
VLSI-SoC: System-on-Chip in the Nanoscale Era - Design, Verification and Reliability - 24th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2016, Tallinn, Estonia, September 26-28, 2016, Revised Selected Papers. IFIP Advances in Information and Communication Technology 508, Springer 2017, ISBN 978-3-319-67103-1- Xueqing Li, Kaisheng Ma, Sumitha George, John Sampson, Vijaykrishnan Narayanan:
Enabling Internet-of-Things with Opportunities Brought by Emerging Devices, Circuits and Architectures. 1-23 - Nimrod Wald, Elad Amrani, Avishay Drori, Shahar Kvatinsky:
Logic with Unipolar Memristors - Circuits and Design Methodology. 24-40 - Maedeh Hemmat, Mehdi Kamal, Ali Afzali-Kusha, Massoud Pedram:
Robust Hybrid TFET-MOSFET Circuits in Presence of Process Variations and Soft Errors. 41-59 - Valerio Tenace, Andrea Calimera, Enrico Macii, Massimo Poncino:
Logic Synthesis for Silicon and Beyond-Silicon Multi-gate Pass-Logic Circuits. 60-82 - Johannes Schreiner, Wolfgang Ecker:
Digital Hardware Design Based on Metamodels and Model Transformations. 83-107 - Guillaume Plassan, Hans-Jörg Peter, Katell Morin-Allory, Shaker Sarwary, Dominique Borrione:
Improving the Efficiency of Formal Verification: The Case of Clock-Domain Crossings. 108-129 - Paolo Bernardi, Alberto Bosio, Giorgio Di Natale, Andrea Guerriero, Ernesto Sánchez, Federico Venini:
Improving Stress Quality for SoC Using Faster-than-At-Speed Execution of Functional Programs. 130-151 - Valentino Peluso, Roberto Giorgio Rizzo, Andrea Calimera, Enrico Macii, Massimo Alioto:
Beyond Ideal DVFS Through Ultra-Fine Grain Vdd-Hopping. 152-172 - Alexander W. Rath, Sebastian Simon, Volkan Esen, Wolfgang Ecker:
Earth Mover's Distance as a Comparison Metric for Analog Behavior. 173-191 - Syed Mohsin Abbas, Chi-Ying Tsui:
Approximate Matrix Inversion for Linear Pre-coders in Massive MIMO. 192-212 - Yanzhe Li, Kai Huang, Luc Claesen:
A Novel Hardware-Oriented Stereo Matching Algorithm and Its Architecture Design in FPGA. 213-232
maintained by 
, founded at 
, founded at 
last updated on 2019-02-21 20:40 CET by the dblp team
data released under the ODC-BY 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
the dblp computer science bibliography is funded by:
