default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID12th SLIP 2010: Anaheim, CA, USA
- Sherief Reda, Janet Meiling Wang:
International Workshop on System Level Interconnect Prediction Workshop, SLIP 2010, Anaheim, CA, USA, June 13, 2010. ACM 2010, ISBN 978-1-4503-0037-7 - Shekhar Y. Borkar:
Future of interconnect fabric: a contrarian view. 1-2
New models and algorithms for multi-core interconnects
- George B. P. Bezerra, Stephanie Forrest, Melanie Forrest, Al Davis, Payman Zarkesh-Ha:
Modeling NoC traffic locality and energy consumption with rent's communication probability distribution. 3-8 - Payman Zarkesh-Ha, George B. P. Bezerra, Stephanie Forrest
, Melanie E. Moses:
Hybrid network on chip (HNoC): local buses with a global mesh architecture. 9-14
New modeling and design techniques for 3D ICs
- Peter Ramyalal Suaris:
Application of 3-D ICs to FPGAs. 15-16 - Hu Xu, Vasilis F. Pavlidis, Giovanni De Micheli:
Process-induced skew variation for scaled 2-D and 3-D ICs. 17-24 - Daehyun Kim, Sung Kyu Lim:
Through-silicon-via-aware delay and power prediction model for buffered interconnects in 3D ICs. 25-32
New development in interconnect prediction
- Martin D. F. Wong:
Advances in PCB routing. 33-34 - Ankit More, Baris Taskin:
Simulation based study of wireless RF interconnects for practical CMOs implementation. 35-42 - Di-An Li, Malgorzata Marek-Sadowska, Bill Lee:
On-chip em-sensitive interconnect structures. 43-50 - Walter James Condley, Xuchu Hu, Matthew R. Guthaus:
Analysis of high-performance clock networks with RLC and transmission line effects. 51-58 - Rasit Onur Topaloglu:
3-2-1 contact: an experimental approach to the analysisof contacts in 45 nm and below. 59-66
Panel
- Patrick Groeneveld, Louis Scheffer, Dirk Stroobandt:
SLIP: 10 years ago and 10 years from now. 67-68
New performance prediction techniques for interconnects
- Yulei Zhang, James F. Buckwalter, Chung-Kuan Cheng:
Performance prediction of throughput-centric pipelined global interconnects with voltage scaling. 69-76 - Jinhai Qiu, Sherief Reda, Soha Hassoun:
Fast, accurate a priori routing delay estimation. 77-82 - Koh Yamanaga, Kazuya Masu, Takashi Sato:
Application of generalized scattering matrix for prediction of power supply noise. 83-90 - Chung-Kuan Cheng, Andrew B. Kahng, Kambiz Samadi, Amirali Shayan Arani:
Worst-case performance prediction under supply voltage and temperature variation. 91-96
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-11-26 00:46 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
