default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID19th COOL Chips 2016: Yokohama, Japan
- 2016 IEEE Symposium in Low-Power and High-Speed Chips, COOL CHIPS XIX, Yokohama, Japan, April 20-22, 2016. IEEE Computer Society 2016, ISBN 978-1-5090-1386-9
- Hiroaki Nishi:
Panel discussions "computing and communication evolution for IoT innovations". 1-2 - Johannes Maximilian Kühn, Akram Ben Ahmed
, Hayate Okuhara, Hideharu Amano, Oliver Bringmann, Wolfgang Rosenstiel:
MuCCRA4-BB: A fine-grained body biasing capable DRP. 1-3 - Davide Rossi, Antonio Pullini, Igor Loi, Michael Gautschi, Frank Kagan Gürkaynak, Adam Teman, Jeremy Constantin, Andreas Burg, Ivan Miro Panades, Edith Beigné, Fabien Clermidy, Fady Abouzeid, Philippe Flatresse, Luca Benini:
193 MOPS/mW @ 162 MOPS, 0.32V to 1.15V voltage range multi-core accelerator for energy efficient parallel and sequential digital processing. 1-3 - Yusuke Shirota, Shiyo Yoshimura, Satoshi Shirai, Tatsunori Kanai:
Powering-off DRAM with aggressive page-out to storage-class memory in low power virtual memory system. 1-2 - Megumi Ito, Moriyoshi Ohara:
A power-efficient FPGA accelerator: Systolic array with cache-coherent interface for pair-HMM algorithm. 1-3 - Piyali Goswami, Yogesh Marathe, Kedar Chitnis, Koichi Saito:
Thermal safety through Limp Home Mode for intelligent Rear View Camera Systems. 1-3 - Tadao Nakamura:
Message from the advisory committee chair. iii - Masayuki Sato, Shin Nishimura, Ryusuke Egawa, Hiroyuki Takizawa, Hiroaki Kobayashi:
A cache partitioning mechanism to protect shared data for CMPs. 1-2 - Youchang Kim, Dongjoo Shin, Jinsu Lee, Hoi-Jun Yoo:
A 1.1 mW 32-thread artificial intelligence processor with 3-level transposition table and on-chip PVT compensation for autonomous mobile robots. 1-2 - Kyuho Jason Lee, Kyeongryeol Bong, Changhyeon Kim, Junyoung Park, Hoi-Jun Yoo:
An energy-efficient parallel multi-core ADAS processor with robust visual attention and workload-prediction DVFS for real-time HD stereo stream. 1-3 - Hiroshi Inoue:
How SIMD width affects energy efficiency: A case study on sorting. 1-3 - Makoto Ikeda, Fumio Arakawa:
Message from the program committee chairs. iv-v - Hiroaki Kobayashi:
Message from the organizing committee chair. i-ii - Masami Nakajima, Ichiro Naka, Fumihiro Matsushima, Tadaaki Yamauchi:
A 20uA/MHz at 200MHz microcontroller with low power memory access scheme for small sensing nodes. 1-3 - Thi Hong Tran, Soichiro Kanagawa, Duc Phuc Nguyen, Yasuhiko Nakashima:
ASIC design of MUL-RED Radix-2 Pipeline FFT circuit for 802.11ah system. 1-3
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-10-31 20:21 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
