Jiun-Lang Huang

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Terry Kuo

> Home > Persons > Jiun-Lang Huang

Publications

2019
[c49]
- view
  authority control:
- export record
  dblp key:
  - conf/itc-asia/HuangHHK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc-asia/HuangHHK19
Wei-Chen Huang, Guan-Hao Hou, Jiun-Lang Huang, Terry Kuo:
An FPGA-Based Data Receiver for Digital IC Testing. ITC-Asia 2019: 25-30
2018
[c48]
- view
  authority control:
- export record
  dblp key:
  - conf/ats/HouHHK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ats/HouHHK18
Guan-Hao Hou, Wei-Chen Huang, Jiun-Lang Huang, Terry Kuo:
Design and Implementation of an FPGA-Based 16-Channel Data/Timing Formatter. ATS 2018: 209-214
2017
[c46]
- view
  authority control:
- export record
  dblp key:
  - conf/ats/HuangLHLHK17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ats/HuangLHLHK17
Yang-Kai Huang, Kuan-Te Li, Chih-Lung Hsiao, Chia-An Lee, Jiun-Lang Huang, Terry Kuo:
Design and Implementation of an EG-Pool Based FPGA Formatter with Temperature Compensation. ATS 2017: 88-93
2015
[j17]
- view
  authority control:
- export record
  dblp key:
  - journals/et/ChenHKH15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/et/ChenHKH15
Yu-Yi Chen, Jiun-Lang Huang, Terry Kuo, Xuan-Lun Huang:
Design and Implementation of an FPGA-Based Data/Timing Formatter. J. Electron. Test. 31(5-6): 549-559 (2015)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.