Katsumi Dosaka

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

◀ ▶ joint publications with Tetsushi Koide

> Home > Persons > Katsumi Dosaka

Publications

2008
[j18]
- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/KumakiIKMKGNDAS08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/KumakiIKMKGNDAS08
Takeshi Kumaki, Masakatsu Ishizaki, Tetsushi Koide, Hans Jürgen Mattausch, Yasuto Kuroda, Takayuki Gyohten, Hideyuki Noda, Katsumi Dosaka, Kazutami Arimoto, Kazunori Saito:
Integration Architecture of Content Addressable Memory and Massive-Parallel Memory-Embedded SIMD Matrix for Versatile Multimedia Processor. IEICE Trans. Electron. 91-C(9): 1409-1418 (2008)
2007
[j17]
- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/KumakiKIKMNDAS07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/KumakiKIKMNDAS07
Takeshi Kumaki, Yasuto Kuroda, Masakatsu Ishizaki, Tetsushi Koide, Hans Jürgen Mattausch, Hideyuki Noda, Katsumi Dosaka, Kazutami Arimoto, Kazunori Saito:
Real-Time Huffman Encoder with Pipelined CAM-Based Data Path and Code-Word-Table Optimizer. IEICE Trans. Inf. Syst. 90-D(1): 334-345 (2007)
[j15]
- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/KumakiIKMKNDAS07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/KumakiIKMKNDAS07
Takeshi Kumaki, Masakatsu Ishizaki, Tetsushi Koide, Hans Jürgen Mattausch, Yasuto Kuroda, Hideyuki Noda, Katsumi Dosaka, Kazutami Arimoto, Kazunori Saito:
Acceleration of DCT Processing with Massive-Parallel Memory-Embedded SIMD Matrix Processor. IEICE Trans. Inf. Syst. 90-D(8): 1312-1315 (2007)
[c8]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/KumakiKMKNDAS07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/KumakiKMKNDAS07
Takeshi Kumaki, Tetsushi Koide, Hans Jürgen Mattausch, Yasuto Kuroda, Hideyuki Noda, Katsumi Dosaka, Kazutami Arimoto, Kazunori Saito:
Efficient Vertical/Horizontal-Space 1D-DCT Processing Based on Massive-Parallel Matrix-Processing Engine. ISCAS 2007: 525-528
2006
[j8]
- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/NodaDMKMA06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/NodaDMKMA06
Hideyuki Noda, Katsumi Dosaka, Hans Jürgen Mattausch, Tetsushi Koide, Fukashi Morishita, Kazutami Arimoto:
A Reliability-Enhanced TCAM Architecture with Associated Embedded DRAM and ECC. IEICE Trans. Electron. 89-C(11): 1612-1619 (2006)
2005
[j7]
- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/NodaIMKDAFAY05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/NodaIMKDAFAY05
Hideyuki Noda, Kazunari Inoue, Hans Jürgen Mattausch, Tetsushi Koide, Katsumi Dosaka, Kazutami Arimoto, Kazuyasu Fujishima, Kenji Anami, Tsutomu Yoshihara:
Embedded Low-Power Dynamic TCAM Architecture with Transparently Scheduled Refresh. IEICE Trans. Electron. 88-C(4): 622-629 (2005)
[j4]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/NodaIKIYMKAHSHM05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/NodaIKIYMKAHSHM05
Hideyuki Noda, Kazunari Inoue, Masayuki Kuroiwa, Futoshi Igaue, Kouji Yamamoto, Hans Jürgen Mattausch, Tetsushi Koide, Atsushi Amo, Atsushi Hachisuka, Shinya Soeda, Isamu Hayashi, Fukashi Morishita, Katsumi Dosaka, Kazutami Arimoto, Kazuyasu Fujishima, Kenji Anami, Tsutomu Yoshihara:
A cost-efficient high-performance dynamic TCAM with pipelined hierarchical searching and shift redundancy architecture. IEEE J. Solid State Circuits 40(1): 245-253 (2005)
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/KumakiKKMNDAS05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/KumakiKKMNDAS05
Takeshi Kumaki, Yasuto Kuroda, Tetsushi Koide, Hans Jürgen Mattausch, Hideyuki Noda, Katsumi Dosaka, Kazutami Arimoto, Kazunori Saito:
CAM-based VLSI architecture for Huffman coding with real-time optimization of the code word table [image coding example]. ISCAS (5) 2005: 5202-5205

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.