![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
13th NOCS 2019: New York, NY, USA
- Paul Bogdan, Cristina Silvano:
Proceedings of the 13th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2019, New York, NY, USA, October 17-18, 2019. ACM 2019, ISBN 978-1-4503-6700-4
NoC and router design
- Hossein Farrokhbakht, Henry Kao, Natalie D. Enright Jerger
:
UBERNoC: unified buffer power-efficient router for network-on-chip. 1:1-1:8 - Hyojun Son
, Hanjoon Kim, Hao Wang, Nam Sung Kim, John Kim
:
Ghost routers: energy-efficient asymmetric multicore processors with symmetric NoCs. 2:1-2:7 - Mayank Parasar, Tushar Krishna:
BINDU: deadlock-freedom with one bubble in the network. 3:1-3:8
Best paper nominees
- Biresh Kumar Joardar, Priyanka Ghosh, Partha Pratim Pande, Ananth Kalyanaraman, Sriram Krishnamoorthy
:
NoC-enabled software/hardware co-design framework for accelerating k-mer counting. 4:1-4:8 - Ivan Perez, Enrique Vallejo
, Ramón Beivide:
SMART++: reducing cost and improving efficiency of multi-hop bypass in NoC routers. 5:1-5:8 - Michael Vonbun, Adrian Schiechel, Nguyen Anh Vu Doan, Thomas Wild, Andreas Herkersdorf:
APEC: improved acknowledgement prioritization through erasure coding in bufferless NoCs. 6:1-6:8
NoC potpourri
- Hesam Shabani, Xiaochen Guo:
ClusCross: a new topology for silicon interposer-based network-on-chip. 7:1-7:8 - Marcelo Ruaro
, Nedison Velloso, Axel Jantsch
, Fernando Gehm Moraes
:
Distributed SDN architecture for NoC-based many-core SoCs. 8:1-8:8 - Jaechul Lee, Cédric Killian, Sébastien Le Beux, Daniel Chillet
:
Approximate nanophotonic interconnects. 9:1-9:7 - Mohammad Reza Jokar, Lunkai Zhang, John M. Dallesasse, Frederic T. Chong
, Yanjing Li:
Direct-modulated optical networks for interposer systems. 10:1-10:8
Interconnection networks for deep neural networks
- Kun-Chih Jimmy Chen
, Masoumeh Ebrahimi, Ting-Yi Wang, Yuch-Chi Yang:
NoC-based DNN accelerator: a future design paradigm. 11:1-11:8 - Md Farhadur Reza
, Paul Ampadu:
Energy-efficient and high-performance NoC architecture and mapping solution for deep neural networks. 12:1-12:8 - Seyedeh Yasaman Hosseini Mirmahaleh
, Midia Reshadi, Hesam Shabani, Xiaochen Guo, Nader Bagherzadeh
:
Flow mapping and data distribution on mesh-based deep learning accelerator. 13:1-13:8
Heterogeneous integration and interconnect fabrics
- Vasil Pano, Ragh Kuttappa, Baris Taskin:
3D NoCs with active interposer for multi-die systems. 14:1-14:8 - Boris Vaisband, Subramanian S. Iyer:
Global and semi-global communication on Si-IF. 15:1-15:5 - Jieqiong Du, Chien-Heng Wong, Yo-Hao Tu, Wei-Han Cho, Yilei Li, Yuan Du, Po-Tsang Huang, Sheau Jiung Lee, Mau-Chung Frank Chang:
A 7.5-mW 10-Gb/s 16-QAM wireline transceiver with carrier synchronization and threshold calibration for mobile inter-chip communications in 16-nm FinFET. 16:1-16:8
Work in progress posters
- Sheng-Chun Kao, Chao-Han Huck Yang, Pin-Yu Chen, Xiaoli Ma, Tushar Krishna:
Reinforcement learning based interconnection routing for adaptive traffic optimization. 17:1-17:2 - Janibul Bashir
, Khushal Sethi, Smruti R. Sarangi:
Power efficient photonic network-on-chip for a scalable GPU. 18:1-18:2 - Navonil Chatterjee, Hemanta Kumar Mondal, Rodrigo Cataldo, Jean-Philippe Diguet:
CDMA-based multiple multicast communications on WiNOC for efficient parallel computing. 19:1-19:2 - Max Koenen
, Nguyen Anh Vu Doan, Thomas Wild, Andreas Herkersdorf:
Channel mapping strategies for effective protection switching in fail-operational hard real-time NoCs. 20:1-20:2 - Joel Ortiz Sosa, Olivier Sentieys, Christian Roland, Cédric Killian:
Multi-carrier spread-spectrum transceiver for WiNoC. 21:1-21:2 - Luka Daoud, Nader Rafla:
Detection and prevention protocol for black hole attack in network-on-chip. 22:1-22:2 - Giuseppe Ascia, Vincenzo Catania, Salvatore Monteleone
, Maurizio Palesi, Davide Patti, John Jose
:
Analyzing networks-on-chip based deep neural networks. 23:1-23:2
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.