Остановите войну!
for scientists:
default search action
Search dblp
Full-text search
- > Home
Please enter a search query
- case-insensitive prefix search: default
e.g., sig matches "SIGIR" as well as "signal" - exact word search: append dollar sign ($) to word
e.g., graph$ matches "graph", but not "graphics" - boolean and: separate words by space
e.g., codd model - boolean or: connect words by pipe symbol (|)
e.g., graph|network
Update May 7, 2017: Please note that we had to disable the phrase search operator (.) and the boolean not operator (-) due to technical problems. For the time being, phrase search queries will yield regular prefix search result, and search terms preceded by a minus will be interpreted as regular (positive) search terms.
Author search results
no matches
Venue search results
no matches
Refine list
refine by author
- no options
- temporarily not available
refine by venue
- no options
- temporarily not available
refine by type
- no options
- temporarily not available
refine by access
- no options
- temporarily not available
refine by year
- no options
- temporarily not available
Publication search results
found 116 matches
- 2019
- Sudipta Paul, Pritha Banerjee, Susmita Sur-Kolay:
Minimization of Flare in EUVL by Simultaneous Wire Segment Perturbation and Dummification. ISVLSI 2019: 212-217 - Yuntao Liu, Dana Dachman-Soled, Ankur Srivastava:
Mitigating Reverse Engineering Attacks on Deep Neural Networks. ISVLSI 2019: 657-662 - Mohammed M. Alawad, Georgia D. Tourassi:
Computationally Efficient Learning of Quality Controlled Word Embeddings for Natural Language Processing. ISVLSI 2019: 134-139 - Shaahin Angizi, Zhezhi He, Dayane Alfenas Reis, Xiaobo Sharon Hu, Wilman Tsai, Shy Jay Lin, Deliang Fan:
Accelerating Deep Neural Networks in Processing-in-Memory Platforms: Analog or Digital Approach? ISVLSI 2019: 197-202 - Amina Annagrebah, E. Bechetoille, I. B. Laktineh, H. Chanal, P. Russo, H. Mathez:
A Multi-phase Time-to-Digital Converter Differential Vernier Ring Oscillato. ISVLSI 2019: 344-347 - Satya Venkata Sandeep Avvaru, Keshab K. Parhi:
Effect of Loop Positions on Reliability and Attack Resistance of Feed-Forward PUFs. ISVLSI 2019: 366-371 - Amro Awad, Suboh Suboh, Mao Ye, Kazi Abu Zubair, Mazen Al-Wadi:
Persistently-Secure Processors: Challenges and Opportunities for Securing Non-Volatile Memories. ISVLSI 2019: 610-614 - Alex Ayling, Satya Venkata Sandeep Avvaru, Keshab K. Parhi:
Not All Feed-Forward MUX PUFs Generate Unique Signatures. ISVLSI 2019: 43-48 - Siavoosh Payandeh Azad, Gert Jervan, Michael Tempelmeier, Johanna Sepúlveda:
CAESAR-MPSoC: Dynamic and Efficient MPSoC Security Zones. ISVLSI 2019: 477-482 - Timothy J. Baker, John P. Hayes:
Impact of Autocorrelation on Stochastic Circuit Accuracy. ISVLSI 2019: 271-277 - Adarsha Balaji, Anup Das:
A Framework for the Analysis of Throughput-Constraints of SNNs on Neuromorphic Hardware. ISVLSI 2019: 193-196 - Pankaj Bhowmik, Md Jubaer Hossain Pantho, Sujan Kumar Saha, Christophe Bobda:
A Reconfigurable Layered-Based Bio-Inspired Smart Image Sensor. ISVLSI 2019: 169-174 - Cyril Bresch, David Hély, Stéphanie Chollet, Ioannis Parissis:
TrustFlow: A Trusted Memory Support for Data Flow Integrity. ISVLSI 2019: 308-313 - Hao Cai, Honglan Jiang, Menglin Han, Zhaohao Wang, You Wang, Jun Yang, Jie Han, Leibo Liu, Weisheng Zhao:
Pj-AxMTJ: Process-in-memory with Joint Magnetization Switching for Approximate Computing in Magnetic Tunnel Junction. ISVLSI 2019: 111-115 - Ruizhe Cai, Xiaolong Ma, Olivia Chen, Ao Ren, Ning Liu, Nobuyuki Yoshikawa, Yanzhi Wang:
IDE Development, Logic Synthesis and Buffer/Splitter Insertion Framework for Adiabatic Quantum-Flux-Parametron Superconducting Circuits. ISVLSI 2019: 187-192 - Luciano L. Caimi, Fernando Gehm Moraes:
Security in Many-Core SoCs Leveraged by Opaque Secure Zones. ISVLSI 2019: 471-476 - Sarit Chakraborty, Susanta Chakraborty:
Routing Performance Optimization for Homogeneous Droplets on MEDA-based Digital Microfluidic Biochips. ISVLSI 2019: 419-424 - Abhishek Chakraborty, Ankur Srivastava:
Hardware-Software Co-Design Based Obfuscation of Hardware Accelerators. ISVLSI 2019: 547-552 - Xiangyu Chen, Yasuhiro Takahashi:
Design of a CMOS Broadband Transimpedance Amplifier with Floating Active Inductor. ISVLSI 2019: 230-234 - Weiguang Chen, Zheng Wang, Shanliao Li, Zhibin Yu, Huijuan Li:
Accelerating Compact Convolutional Neural Networks with Multi-threaded Data Streaming. ISVLSI 2019: 519-522 - Yao Chen, Kai Zhang, Cheng Gong, Cong Hao, Xiaofan Zhang, Tao Li, Deming Chen:
T-DLA: An Open-source Deep Learning Accelerator for Ternarized DNN Models on Embedded FPGA. ISVLSI 2019: 13-18 - Sreeja Chowdhury, Hao-Ting Shen, Beomsoo Park, Nima Maghari, Domenic Forte:
Aging Analysis of Low Dropout Regulator for Universal Recycled IC Detection. ISVLSI 2019: 604-609 - Pinchen Cui, Ujjwal Guin:
Countering Botnet of Things using Blockchain-Based Authenticity Framework. ISVLSI 2019: 598-603 - Khanh N. Dang, Akram Ben Ahmed, Abderazek Ben Abdallah, Xuan-Tu Tran:
TSV-IaS: Analytic Analysis and Low-Cost Non-Preemptive on-Line Detection and Correction Method for TSV Defects. ISVLSI 2019: 501-506 - Siva Nishok Dhanuskodi, Daniel E. Holcomb:
Enabling Microarchitectural Randomization in Serialized AES Implementations to Mitigate Side Channel Susceptibility. ISVLSI 2019: 314-319 - Ashutosh Dhar, Sitao Huang, Jinjun Xiong, Damir A. Jamsek, Bruno Mesnet, Jian Huang, Nam Sung Kim, Wen-Mei W. Hwu, Deming Chen:
Near-Memory and In-Storage FPGA Acceleration for Emerging Cognitive Computing Workloads. ISVLSI 2019: 68-75 - Osman Elgawi, A. M. Mutawa, Afaq Ahmad:
Energy-Efficient Embedded Inference of SVMs on FPGA. ISVLSI 2019: 164-168 - Arash Fayyazi, Souvik Kundu, Shahin Nazarian, Peter A. Beerel, Massoud Pedram:
CSrram: Area-Efficient Low-Power Ex-Situ Training Framework for Memristive Neuromorphic Circuits Based on Clustered Sparsity. ISVLSI 2019: 465-470 - Chi Fung Brian Fong, Jiandong Mu, Wei Zhang:
A Cost-Effective CNN Accelerator Design with Configurable PU on FPGA. ISVLSI 2019: 31-36 - Saman Fröhlich, Saeideh Shirinzadeh, Rolf Drechsler:
Logic Synthesis for Hybrid CMOS-ReRAM Sequential Circuits. ISVLSI 2019: 431-436
skipping 86 more matches
loading more results
failed to load more results, please try again later
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from , , and to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
retrieved on 2024-06-04 04:15 CEST from data curated by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint